Open RAN FPGA/SoC Principal Engineer & Team Lead

GreenWave™ Radios

Irvine (CA)

On-site

USD 190,000 - 225,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Pre-IPO stock options
Comprehensive benefits

Job summary

GreenWave Radios seeks an experienced Principal Engineer/Manager to lead a small team building next‑generation cellular infrastructure front haul gateway (FHGW) in FPGA/ASIC. You’ll own architecture, specs, and production flow, guiding a high‑performance programmable logic stack with embedded Linux software.

You will influence design across verification, firmware, and system engineering, mentoring engineers and driving results under tight schedules with cross‑functional partners.

Qualifications

  • Requires 20+ years in FPGA/SoC and mass production with leadership experience.
  • MS or PhD in Electrical Engineering or equivalent.
  • Deep knowledge of Verilog/SystemVerilog and front‑end tooling (simulation, CDC, formal verification).
  • Experience with packet processing, Ethernet/oRAN/eCPRI formats is a plus.

Responsibilities

  • Lead FPGA/ASIC design engineers, including resource planning and mentoring.
  • Translate marketing requirements into production‑quality designs and specifications.
  • Define architecture/micro‑architecture and integrate IP with AMBA buses.
  • Collaborate with system engineering for Radio product specifications.
  • Coordinate with teams to close design issues and meet milestones.
  • Enforce design quality standards across the team (simulation, linting, timing checks).
  • Work with embedded Linux software to support FPGA/ASIC logic.

Skills

FPGA & SoC development
Verilog/SystemVerilog
Embedded Linux
C/C++
Leadership & mentoring
Synthesis & STA
AMBA AXI/AHB/APB
Scripting (Python, Tcl)

Education

MS or PhD in Electrical Engineering

Tools

Vivado
DFT/DFM
Python scripting

Job description

GreenWave Radios seeks an experienced Principal Engineer/Manager to lead a small team building next‑generation cellular infrastructure front haul gateway (FHGW) in FPGA/ASIC. You’ll own architecture, specs, and production flow, guiding a high‑performance programmable logic stack with embedded Linux software.

You will influence design across verification, firmware, and system engineering, mentoring engineers and driving results under tight schedules with cross‑functional partners.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior FPGA/SoC Architect & Open RAN Lead
Senior FPGA/SoC Architect & Open RAN Lead

GreenWave Radios™ • Irvine (CA)

On-site
USD 190,000 - 225,000
Stock options
Principal Digital Design Engineer - ASIC and FPGA
Principal Digital Design Engineer - ASIC and FPGA

GreenWave™ Radios • Irvine (CA)

On-site
USD 190,000 - 225,000
Pre-IPO stock options
Comprehensive benefits
Principal Digital Design Engineer - ASIC and FPGA
Principal Digital Design Engineer - ASIC and FPGA

GreenWave Radios™ • Irvine (CA)

On-site
USD 190,000 - 225,000
Stock options
Senior RF/Analog PCB Design Lead – Open RAN
Senior RF/Analog PCB Design Lead – Open RAN

GreenWave™ Radios • San Diego (CA)

On-site
USD 140,000 - 190,000
Stock options
Benefits package
Competitive base salary
Senior Systems Architect, 5G NR & O-RAN
Senior Systems Architect, 5G NR & O-RAN

GreenWave™ Radios • San Jose (CA)

On-site
USD 180,000 - 200,000
Stock options
Comprehensive benefits
Competitive base salary
Staff DSP Systems Design Engineer
Staff DSP Systems Design Engineer

GreenWave™ Radios • San Jose (CA)

On-site
USD 180,000 - 200,000
Stock options
Comprehensive benefits
Competitive base salary
Staff Hardware Design Engineer: Cellular Base Stations
Staff Hardware Design Engineer: Cellular Base Stations

GreenWave Radios • United States

On-site
USD 140,000 - 170,000
Stock options
Comprehensive benefits
Senior FPGA Design Engineer
Senior FPGA Design Engineer

Cypress HCM • Los Angeles (CA)

On-site
USD 140,000 - 190,000
Principal Hardware Design Engineer (Engineering Manager)
Principal Hardware Design Engineer (Engineering Manager)

GreenWave™ Radios • San Diego (CA)

On-site
USD 140,000 - 190,000
Stock options
Benefits package
Competitive base salary
Senior FPGA Design & Verification Engineer for Terwave Modem
Senior FPGA Design & Verification Engineer for Terwave Modem

Blue Origin • San Francisco (CA)

On-site
USD 156,000 - 220,000
401(k) with company match
Stock options
Paid time off
+1