Open RAN FPGA/SoC Principal Engineer & Team Lead

GreenWave™ Radios

Irvine (CA)

On-site

USD 190,000 - 225,000

Full time

14 days+
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Benefits offered by this job

Pre-IPO stock options
Comprehensive benefits

Job summary

GreenWave Radios seeks an experienced Principal Engineer/Manager to lead a small team building next‑generation cellular infrastructure front haul gateway (FHGW) in FPGA/ASIC. You’ll own architecture, specs, and production flow, guiding a high‑performance programmable logic stack with embedded Linux software.

You will influence design across verification, firmware, and system engineering, mentoring engineers and driving results under tight schedules with cross‑functional partners.

Qualifications

  • Requires 20+ years in FPGA/SoC and mass production with leadership experience.
  • MS or PhD in Electrical Engineering or equivalent.
  • Deep knowledge of Verilog/SystemVerilog and front‑end tooling (simulation, CDC, formal verification).
  • Experience with packet processing, Ethernet/oRAN/eCPRI formats is a plus.

Responsibilities

  • Lead FPGA/ASIC design engineers, including resource planning and mentoring.
  • Translate marketing requirements into production‑quality designs and specifications.
  • Define architecture/micro‑architecture and integrate IP with AMBA buses.
  • Collaborate with system engineering for Radio product specifications.
  • Coordinate with teams to close design issues and meet milestones.
  • Enforce design quality standards across the team (simulation, linting, timing checks).
  • Work with embedded Linux software to support FPGA/ASIC logic.

Skills

FPGA & SoC development
Verilog/SystemVerilog
Embedded Linux
C/C++
Leadership & mentoring
Synthesis & STA
AMBA AXI/AHB/APB
Scripting (Python, Tcl)

Education

MS or PhD in Electrical Engineering

Tools

Vivado
DFT/DFM
Python scripting

Job description

GreenWave Radios seeks an experienced Principal Engineer/Manager to lead a small team building next‑generation cellular infrastructure front haul gateway (FHGW) in FPGA/ASIC. You’ll own architecture, specs, and production flow, guiding a high‑performance programmable logic stack with embedded Linux software.

You will influence design across verification, firmware, and system engineering, mentoring engineers and driving results under tight schedules with cross‑functional partners.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Principal Digital Design Engineer - ASIC and FPGA
Principal Digital Design Engineer - ASIC and FPGA

GreenWave™ Radios • Irvine (CA)

On-site
USD 190,000 - 225,000
Pre-IPO stock options
Comprehensive benefits
Senior FPGA & RF Signal Processing Engineer
Senior FPGA & RF Signal Processing Engineer

Akkar • San Francisco (CA)

On-site
USD 180,000 - 240,000
Equity package
Comprehensive benefits
Growth-Driven FPGA Engineer for RF, Embedded & Digital Design
Growth-Driven FPGA Engineer for RF, Embedded & Digital Design

Fairwinds Technologies • United States

On-site
USD 70,000 - 95,000
Entry Level- FPGA Engineer (Onsite- Aberdeen, Maryland)
Entry Level- FPGA Engineer (Onsite- Aberdeen, Maryland)

Fairwinds Technologies • United States

On-site
USD 70,000 - 95,000
Wireless FPGA/SoC Digital Hardware Engineer
Wireless FPGA/SoC Digital Hardware Engineer

Qualcomm • Boulder (CO)

On-site
USD 99,000 - 148,000
Senior FPGA Design Engineer (Wireless Technology)
Senior FPGA Design Engineer (Wireless Technology)

Jobot • Irvine (CA)

On-site
USD 170,000 - 200,000
100% Match towards 401k
20 Days of PTO + Holidays
Health, Dental & Vision Plans Premiums Covered 100%
+2
Senior FPGA Engineer for High-Performance Networking
Senior FPGA Engineer for High-Performance Networking

GCS Recruitment • Oregon (WI)

On-site
USD 110,000 - 160,000
Senior FPGA Design Engineer – Wireless DSP
Senior FPGA Design Engineer – Wireless DSP

L3Harris Technologies • Carlsbad (CA)

On-site
USD 128,000 - 237,000
Staff RF Systems Validation Engineer Open RAN/SoC
Staff RF Systems Validation Engineer Open RAN/SoC

GreenWave™ Radios • San Jose (CA)

On-site
USD 110,000 - 160,000
Senior FPGA Design Engineer — SDR & RF Systems
Senior FPGA Design Engineer — SDR & RF Systems

Qualis LLC • Huntsville (AL)

On-site
USD 110,000 - 160,000
Health, dental, and vision insurance
401(k) match
Paid time off and holidays
+1