NPU Architect: FPGA/ASIC Hardware Accelerators

TikTok Inc.

San Jose (CA)

On-site

USD 162,000 - 317,000

Full time

5 days ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

TikTok is seeking strong video codec design engineers to build hardware accelerators for advanced video encoding and processing. You will work on architecture design, performance analysis, and optimization for next-generation chips, focusing on NPU modules and DL inference performance.

You will model throughput and memory, define chip specifications, and drive HW-SW co-optimization with cross-disciplinary teams. Experience with SoC subsystems and FPGA emulation is valued.

Qualifications

  • Master's degree or above in Microelectronics, Electronic Engineering, Integrated Circuits, Computer Science, or a related field.
  • Familiarity with Tensor Core; relevant experience in hardware acceleration for large language models.
  • Solid knowledge of computer architecture and digital integrated circuit design.
  • Familiarity with deep learning algorithms in areas such as large language models and CNNs.
  • Familiarity with distributed frameworks for large language model inference; understanding of how to compute the performance of AI model inference on chips.
  • Strong independent problem-solving skills, good communication and teamwork abilities, a strong desire to learn, the initiative to stay current with evolving trends in AI algorithms and chip architecture, and a forward-looking technical vision.

Responsibilities

  • Design hardware architecture, perform architectural performance analysis, and optimize key NPU modules in next-gen chips.
  • Model and analyze performance of DL algorithms on chip systems; specify compute throughput, bandwidth, and memory.
  • Optimize architecture for real-world app scenarios, enabling HW-SW co-optimization.
  • Write architecture specifications and guide design, optimization, and verification of microarchitecture.

Skills

Tensor Core familiarity
DL hardware acceleration
Computer architecture
DL model inference on chips
Teamwork and communication
Problem solving

Education

Master's degree or above in Microelectronics/ Electronic Eng/ ICs/ CS

Tools

Palladium
ZeBu
FPGA prototyping
JasperGold

Job description

TikTok is seeking strong video codec design engineers to build hardware accelerators for advanced video encoding and processing. You will work on architecture design, performance analysis, and optimization for next-generation chips, focusing on NPU modules and DL inference performance.

You will model throughput and memory, define chip specifications, and drive HW-SW co-optimization with cross-disciplinary teams. Experience with SoC subsystems and FPGA emulation is valued.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

NPU Architect Engineer: AI Chip Hardware Design
NPU Architect Engineer: AI Chip Hardware Design

TikTok Inc. • San Jose (CA)

On-site
USD 162,000 - 317,000
Medical insurance
Dental insurance
Vision insurance
+8
SoC Video Codec Hardware Engineer (FPGA/ASIC)
SoC Video Codec Hardware Engineer (FPGA/ASIC)

TikTok Inc. • San Jose (CA)

On-site
USD 162,000 - 317,000
Medical insurance
Dental insurance
Vision insurance
+8
NoC Design Engineer for FPGA/ASIC SoCs
NoC Design Engineer for FPGA/ASIC SoCs

TikTok Inc. • San Jose (CA)

On-site
USD 162,000 - 317,000
SoC Verification Engineer – Video Codec Hardware
SoC Verification Engineer – Video Codec Hardware

TikTok Inc. • San Jose (CA)

On-site
USD 162,000 - 317,000
Senior SoC Digital Design Engineer – Video Codec
Senior SoC Digital Design Engineer – Video Codec

TikTok Inc. • San Jose (CA)

On-site
USD 218,000 - 480,000
Medical, dental, and vision insurance
401(k) with company match
Paid parental leave
+6
Video ASIC Design Engineer: High-Performance Codec IP
Video ASIC Design Engineer: High-Performance Codec IP

ByteDance (old) • San Jose (CA)

On-site
USD 120,000 - 190,000
Video Codec ASIC Design Engineer (H.265/HEVC)
Video Codec ASIC Design Engineer (H.265/HEVC)

ByteDance • San Jose (CA)

On-site
USD 162,000 - 317,000
Graduate ASIC Design Engineer – Video Codec
Graduate ASIC Design Engineer – Video Codec

ByteDance • San Jose (CA)

On-site
USD 190,000 - 317,000
Medical insurance
Dental insurance
Vision insurance
+8
Senior Video Codec Algorithm Modeling Engineer
Senior Video Codec Algorithm Modeling Engineer

ByteDance • San Jose (CA)

On-site
USD 218,000 - 480,000
Medical insurance
Dental and vision insurance
401(k) with company match
+1
NPU Architect Engineer, Multimedia Lab
NPU Architect Engineer, Multimedia Lab

TikTok • San Jose (CA)

On-site
USD 162,000 - 317,000