NoC Architect — High-Performance, Low-Power SoCs

Qualcomm

San Diego (CA)

On-site

USD 140,000 - 210,000

Full time

14 days+
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Benefits offered by this job

Competitive annual discretionary bonus
Annual RSU grants
Comprehensive benefits package

Job summary

A leading technology innovator in San Diego seeks an experienced ASIC Engineer to design and optimize high-performance NoCs. The ideal candidate will have expertise in ASIC design, a strong understanding of scripting languages like Python and TCL, and experience with timing analysis. This role offers a competitive salary range of $140,000 to $210,000, along with a comprehensive benefits package to support work-life balance. Collaboration with cross-functional teams is essential.

Qualifications

  • At least 4 years of experience in ASIC design, verification, or validation.
  • Knowledge of scripting languages like Python, PERL/TCL.
  • Ability to analyze area, latency, and power of the NoCs.

Responsibilities

  • Plan, define, model, design, and validate NoC architectures.
  • Collaborate with cross-functional teams for product execution.
  • Design methodologies for physical aware synthesis.

Skills

NoC Implementation Experience
Constraining and Timing Analysis
Physical Aware Synthesis
Physical Design
Formal verification
TCL programming
Clock tree Planning
Power domain analysis

Education

Bachelor's degree in Science, Engineering, or related field with 6+ years of experience
Master's degree in Science, Engineering, or related field with 5+ years of experience
PhD in Science, Engineering, or related field with 4+ years of experience

Tools

Design Compiler
Fusion Compiler
Genus
Primetime
Prime power
Innovus

Job description

A leading technology innovator in San Diego seeks an experienced ASIC Engineer to design and optimize high-performance NoCs. The ideal candidate will have expertise in ASIC design, a strong understanding of scripting languages like Python and TCL, and experience with timing analysis. This role offers a competitive salary range of $140,000 to $210,000, along with a comprehensive benefits package to support work-life balance. Collaboration with cross-functional teams is essential.
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

NoC Architect for Chiplet-SoC Innovation
NoC Architect for Chiplet-SoC Innovation

Baya Systems • San Francisco (CA)

On-site
USD 180,000 - 240,000
NoC Interconnect Architect & RTL Design Lead
NoC Interconnect Architect & RTL Design Lead

Qualcomm • San Diego (CA)

On-site
USD 115,600 - 173,400
Competitive annual discretionary bonus program
Opportunity for annual RSU grants
Comprehensive benefits package
Senior ASIC Design Engineer - NoC & AXI Interconnect
Senior ASIC Design Engineer - NoC & AXI Interconnect

Advanced Micro Devices • Santa Clara (CA)

On-site
USD 100,000 - 140,000
NoC Interconnect Architect & Design Engineer
NoC Interconnect Architect & Design Engineer

Nutanix • San Diego (CA)

On-site
USD 99,000 - 148,000
ASIC RTL Design Engineer — Hexagon/NPU SoC
ASIC RTL Design Engineer — Hexagon/NPU SoC

Qualcomm • San Diego (CA)

On-site
USD 127,000 - 191,000
Competitive salary
Bonus opportunities
Comprehensive benefits package
NoC Hardware Design Engineer
NoC Hardware Design Engineer

Baya Systems • San Francisco (CA)

On-site
USD 180,000 - 240,000
Senior Low-Power SoC/ASIC Design Engineer
Senior Low-Power SoC/ASIC Design Engineer

Qualcomm • Santa Clara (CA)

On-site
USD 176,000 - 265,000
Competitive salary
Annual discretionary bonus program
Annual RSU grants
Senior ASIC Design Engineer AI Networking & SoC
Senior ASIC Design Engineer AI Networking & SoC

Advanced Micro Devices • Santa Clara (CA)

On-site
USD 180,000 - 240,000
Benefits at a glance
ASIC Design Engineer
ASIC Design Engineer

Lumicity • San Jose (CA)

On-site
USD 100,000 - 150,000
Data Center NoC Architect — Performance & Scale
Data Center NoC Architect — Performance & Scale

MediaTek • San Jose (CA)

On-site
USD 170,000 - 210,000