SPE Analog Engineering

Rambus.com

Johns Creek (GA)

Hybrid

USD 169,000 - 254,000

Full time

4 days ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Gym membership
Equity/Stock options
Matching 401(k)
Comprehensive medical and dental
Time-off program

Job summary

Rambus Memory Interface Chips BU is seeking a seasoned engineer to lead analog and mixed-signal design for high-speed memory interfaces. You will architect, simulate, and validate receiver, samplers, and signal conditioning circuits, while coordinating with global teams to ensure timely, high-quality results.

Ideal candidates hold an MSEE/Ph.D. with 10+ years in analog/mixed-signal design, with DDR interface experience and Verilog knowledge considered strong assets.

Qualifications

  • MSEE/Ph.D. with 10+ years of analog/mixed-signal circuit design experience.
  • Must have understanding of SI/PI principles and interaction with receiver front-end principles.
  • Direct chip design experience in DDR interface design is a strong plus.
  • Experience with Verilog coding is a strong plus.

Responsibilities

  • Owner and domain expert of analog and mixed signal designs at chip and block level, especially for high-speed data receivers.
  • Architect, design, simulate and characterize high-performance and low-power high-speed circuits including receiver, samplers, and signal conditioning circuits.
  • Modeling of chip and block level at various levels of detail for design tradeoff analysis and voltage and timing budgeting.
  • Supervise analog layout engineering to ensure attention to detail on high performance analog layout for critical IO blocks.
  • Work closely with cross-functional teams across different geographies and time zones to ensure engagement and execution.
  • Other responsibilities include layout supervision, design documentation, guiding and debugging post-silicon validation, correlating silicon to simulation.

Skills

DDR interface design
Verilog coding
SI/PI principles
Receiver front-end principles

Education

MSEE/Ph.D. with 10+ years analog/mixed-signal circuit design experience

Job description

Overview

Thecandidate will be part ofRambus Memory Interface Chips BU’s design group responsible forspecifying, architecting, executing, and productizing leading edgememory interface buffer chipsfor DDR5, DDR6 and beyond.

Rambus offers a flexible work environment, embracing a hybrid approach for most office-based roles. Employees are encouraged to spend an average of at least three days per week onsite, allowing for two days of remote work.

Responsibilities
  • Ownerand domain expertof analog and mixed signaldesigns at chip and block level, especially for high-speed data receivers
  • Architect, design, simulate and characterize high-performance and low-power high-speedcircuits including receiver, samplers, and signal conditioning circuits
  • Modeling ofchip and block levelat various levels of detail for design tradeoff analysis and voltage and timing budgeting
  • Superviseanalog layoutengineeringto ensure attention to detailon high performance analog layout for critical IO blocks
  • Work closely with cross-functional teams across different geographies and time zones to ensure engagement and execution
  • Other responsibilities include layout supervision,designdocumentation, guiding and debugging post-silicon validation, correlating silicon to simulation
Qualifications
  • MSEE/Ph.D. with10+ years of analog / mixed-signal circuit design experience
  • Must have understanding of SI/PI principles and interaction with receiver front-end principles
  • Direct chip design experience in DDR interface design is a strong plus
  • Experience with Verilog coding is a strong plus
  • Must be a team player with good written and verbal communication skills, self-motivated, thorough design styles, detail oriented, and work with multiple functional teams with good engineering practices.
About Rambus

Rambus is a global company that makes industry-leading memory interface chips and Silicon IP to advance data center connectivity and solve the bottleneck between memory and processing. With over 30 years of semiconductor experience, we are a leading provider of high-performance products and innovations that maximize the bandwidth, capacity and security for AI and other data-intensive workloads. Our world-class team is the foundation of our company, and our innovative spirit drives us to develop the cutting-edge products and technologies essential for tomorrow’s systems.

Rambus offers a competitive compensation package including base salary, bonus, equity, matching 401(k), employee stock purchase plan, comprehensive medical and dental benefits, time-off program, and gym membership.

The US salary range for this full-time position is $169,400 to $254,000. Our salary ranges are determined by role, level and location. The successful candidate’s starting pay will be determined based on job-related skills, experience, qualifications, work location and market conditions.

At Rambus, we are committed to fostering a workplace where every individual is respected, supported, and empowered to succeed. We value a range of perspectives and experiences that contribute to innovation and collaboration. Our goal is to ensure that all team members have equitable access to opportunities, resources, and a sense of belonging. We believe that a culture of fairness and inclusion helps us all do our best work.

Rambus is proud to be an Equal Employment Opportunity and Aff…

We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender identity, gender expression, age, status as a protected veteran, status as an individual with a disability, genetic information, or other applicable legally protected characteristics.

Rambus is committed to providing reasonable accommodations for qualified individuals with disabilities and disabled veterans during our job application procedures. If you require assistance or an accommodation due to a disability, please feel free to inform us in your application.

Rambus does not accept unsolicited resumes from headhunters, recruitment agencies or fee-based recruitment services.

For more information about Rambus, visit rambus.com. For additional information on life at Rambus and our current openings, check outrambus.com/careers/.

#LI-HYBRID

#LI-GF1

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

IO and Memory Sub-Sytem Architecture
IO and Memory Sub-Sytem Architecture

Rambus.com • San Jose (CA)

Hybrid
USD 180,000 - 334,000
IO and Memory Sub-Sytem Architecture
IO and Memory Sub-Sytem Architecture

Rambus • San Jose (CA)

Hybrid
USD 180,000 - 334,000
Hybrid work model
Lead MTS Applications Engineering
Lead MTS Applications Engineering

Rambus • San Jose (CA)

Hybrid
USD 117,000 - 168,000
Bonus
Equity
401(k) matching
+3
Principal Logic Design Engineer
Principal Logic Design Engineer

Rambus • Hillsboro (OR)

Hybrid
USD 127,000 - 237,000
Competitive compensation package
401(k) matching
Employee stock purchase plan
+2
PE Product Engineering
PE Product Engineering

Rambus.com • San Jose (CA)

Hybrid
USD 124,000 - 230,000
Bonus
Equity
401(k) matching
+4
Dir Solution Marketing
Dir Solution Marketing

Rambus • San Jose (CA)

Hybrid
USD 187,000 - 348,000
Hybrid work model
Competitive compensation package
SPE Applications/Validation Engineering
SPE Applications/Validation Engineering

Rambus • San Jose (CA)

Hybrid
USD 157,000 - 293,000
Flexible work environment
Competitive compensation package
Diversity and Inclusion initiatives
Test Engineer-Various Levels
Test Engineer-Various Levels

Rambus.com • San Jose (CA)

Hybrid
USD 126,000 - 234,000
Lead MTS Applications Engineering
Lead MTS Applications Engineering

Rambus.com • San Jose (CA)

Hybrid
USD 117,000 - 168,000
base salary
bonus
equity
+5
Principal Logic Design Engineer
Principal Logic Design Engineer

Rambus.com • Hillsboro (OR)

Hybrid
USD 127,000 - 237,000
Bonus
Equity
401(k) matching
+4