Memory IP Product Engineer — Drive Innovation & Impact

Cadence

Shanghai (VA)

On-site

USD 110,000 - 160,000

Full time

4 days ago
Be an early applicant
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Cadence is seeking a Product Engineer for Memory IP Products in the United States. The role focuses on development and support of high-performance memory IP (DDR/LPDDR/HBM/GDDR) and requires close collaboration with customers, R&D, and systems validation teams.

Candidates should have a BS or MS in Electrical/Computer Engineering with 2+ years of relevant experience, plus hands-on work with memory IPs, Verilog RTL, timing analysis, DFT, and board design.

Qualifications

  • Experience with memory IPs (DDR/LPDDR/HBM/GDDR).
  • RTL design and gate-level verification experience.
  • Synthesis and static timing analysis experience.
  • Familiarity with DFT flows and test methodologies.
  • Ability to read schematics and participate in SI/PI reviews.

Responsibilities

  • Supporting pre-silicon integration, usage, and implementation of memory subsystem products.
  • Helping with internal system integration and QA testing of memory subsystem products (Controller + PHY).
  • Analyzing and resolving complex subsystem issues and providing guidance to customers.
  • Supporting memory PHY and controller SOC integration reviews and implementation reviews.
  • Assisting customers with RTL and gate-level simulations to verify functionality.
  • Assisting customers with timing closure and physical integration aspects.
  • Developing product documentation and checklists for customer applications.
  • Supporting post-silicon bringup and production test activities as needed.
  • Enhancing customer experience with prompt and accurate responses.
  • Leveraging AI-powered tools to improve productivity and decision making.
  • Using AI analytics to extract insights from complex datasets.

Skills

DDR5/4/3
LPDDR5/4/3
HBM3
GDDR6
Verilog RTL
gate-level verification
Synthesis
static timing analysis
DFT flows
board design
schematics reading

Education

B.S Electrical/Computer Engineering (or similar degree)
M.S Electrical/Computer Engineering (or similar degree)

Job description

Cadence is seeking a Product Engineer for Memory IP Products in the United States. The role focuses on development and support of high-performance memory IP (DDR/LPDDR/HBM/GDDR) and requires close collaboration with customers, R&D, and systems validation teams.

Candidates should have a BS or MS in Electrical/Computer Engineering with 2+ years of relevant experience, plus hands-on work with memory IPs, Verilog RTL, timing analysis, DFT, and board design.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Product Engineer II - Memory IP
Product Engineer II - Memory IP

Cadence • Shanghai (VA)

On-site
USD 110,000 - 160,000
Senior Memory Interface IP Engineer & Customer Advocate
Senior Memory Interface IP Engineer & Customer Advocate

Synopsys, Inc. • Sunnyvale (CA)

On-site
USD 180,000 - 240,000
Senior Memory Design Engineer: AI-Driven DRAM Innovations
Senior Memory Design Engineer: AI-Driven DRAM Innovations

Micron Technology • San Jose (CA)

On-site
USD 139,000 - 295,000
Benefits
Bonus
Equity
Memory Interface Design Engineer – Hybrid Work & Growth
Memory Interface Design Engineer – Hybrid Work & Growth

ManpowerGroup Global, Inc. • Boxborough (MA)

Hybrid
USD 110,000 - 145,000
Hybrid work model
Medical plan
Dental plan
+3
Senior Memory PHY Architect: High-Speed IP Design
Senior Memory PHY Architect: High-Speed IP Design

Advanced Micro Devices, Inc. • Santa Clara (CA)

On-site
USD 180,000 - 240,000
Senior Memory Interface Applications Engineer
Senior Memory Interface Applications Engineer

Synopsys Inc • Sunnyvale (CA)

On-site
USD 140,000 - 190,000
Firmware Design Engineer
Firmware Design Engineer

Experis Technology Group • Boxborough (MA)

On-site
USD 110,000 - 145,000
Hybrid work model
Medical plan
Dental plan
+3
Senior Memory Design Engineer — Drive Next-Gen DRAM
Senior Memory Design Engineer — Drive Next-Gen DRAM

Micron Technology • Boise (ID)

On-site
USD 139,000 - 295,000
Memory Firmware Engineer
Memory Firmware Engineer

TekWissen ® • Austin (TX)

On-site
USD 110,000 - 140,000
RTL Design Engineer for Memory I/O level-2
RTL Design Engineer for Memory I/O level-2

LanceSoft, Inc. • Boxborough (MA)

On-site
USD 120,000 - 190,000