Low-Power Wireless ASIC Power Engineer

Apple, Inc.

San Diego (CA)

On-site

USD 175,000 - 309,000

Full time

4 days ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Stock program
Medical and dental coverage
Retirement benefits
Employee stock purchase plan
Relocation
Tuition reimbursement

Job summary

Apple, Inc. is seeking a senior engineer to define power-efficient SOC architecture and power modeling for wireless SoC development. You will drive pre- and post-silicon power analysis, create power vectors, and work on energy-efficient designs to impact hundreds of millions of customers.

The role emphasizes low power architecture, power modeling, and correlation efforts with a focus on delivering functional products rapidly. Strong scripting skills and experience with ASICs are required.

Qualifications

  • BS and a minimum of 10 years relevant industry experience.
  • ASIC power knowledge.
  • Experience with Power tools, e.g. PTPX and Power Artist.
  • Understand ASIC logic design.
  • Knowledge of low power design and UPF.
  • Proficiency in scripting languages (Shell, Perl or Python).
  • Basic knowledge on common SOC components, e.g. CPU, fabric, peripherals and PCIe.
  • Strong problem solving and analytical skills.

Responsibilities

  • Define power efficient SOC architecture and schemes, write power spec.
  • Build wireless application and atomic power model with high accuracy.
  • Define and generate power vectors with Design and DV support.
  • Collect pre-silicon power data using power flow and tools.
  • Analyze and identify power reductions.
  • Support post-silicon power correlation.

Skills

ASIC power design
Low power design
Scripting (Shell/Perl/Python)
ASIC logic design
Power management
Wireless knowledge (WiFi/BT/UWB)
SOC components knowledge
Problem solving

Education

BS in Electrical Engineering or related field

Tools

PTPX
Power Artist

Job description

Apple, Inc. is seeking a senior engineer to define power-efficient SOC architecture and power modeling for wireless SoC development. You will drive pre- and post-silicon power analysis, create power vectors, and work on energy-efficient designs to impact hundreds of millions of customers.

The role emphasizes low power architecture, power modeling, and correlation efforts with a focus on delivering functional products rapidly. Strong scripting skills and experience with ASICs are required.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior ASIC Power Architect – Wireless SOC (Low Power)
Senior ASIC Power Architect – Wireless SOC (Low Power)

Apple, Inc. • Sunnyvale (CA)

On-site
USD 185,000 - 325,000
Low-Power ASIC Power Engineer for Wireless SoC
Low-Power ASIC Power Engineer for Wireless SoC

Apple • San Diego (CA)

On-site
USD 120,000 - 190,000
Low-Power ASIC Power Engineer (Wireless SOC)
Low-Power ASIC Power Engineer (Wireless SOC)

Apple, Inc. • Irvine (CA)

On-site
USD 123,000 - 214,000
Stock programs
Relocation
Medical and dental coverage
+1
Low-Power Wireless SoC Design Engineer
Low-Power Wireless SoC Design Engineer

Apple Inc. • San Diego (CA)

On-site
USD 120,000 - 180,000
Low-Power Wireless SoC Engineer
Low-Power Wireless SoC Engineer

Apple Inc. • Sunnyvale (CA)

On-site
USD 129,000 - 225,000
Health coverage
Retirement benefits
Discounts & services
+2
ASIC Power Engineer
ASIC Power Engineer

Apple • San Diego (CA)

On-site
USD 120,000 - 190,000
Low Power Wireless SoC Design Engineer
Low Power Wireless SoC Design Engineer

Apple, Inc. • Sunnyvale (CA)

On-site
USD 123,000 - 214,000
Comprehensive medical and dental
Retirement benefits
Discounted products and free services
+3
Senior Low-Power Wireless SoC Power Engineer (Stock)
Senior Low-Power Wireless SoC Power Engineer (Stock)

Apple, Inc. • San Diego (CA)

On-site
USD 175,000 - 309,000
Senior Low-Power Wireless SoC Design Engineer
Senior Low-Power Wireless SoC Design Engineer

Apple • Irvine (CA)

On-site
USD 180,000 - 240,000
Wireless RTL Design Engineer — Power-Efficient SoC
Wireless RTL Design Engineer — Power-Efficient SoC

Apple Inc. • Sunnyvale (CA)

On-site
USD 129,000 - 225,000
Stock programs
Relocation available
Educational reimbursement
+2