Lead NAND Flash VLSI Design Engineer

Sandisk

California (MO)

On-site

USD 140,000 - 190,000

Full time

14 days+
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Health insurance
401(k) plan
Employee stock purchase plan
Tuition reimbursement

Job summary

Sandisk Memory Technology Design Team is seeking an experienced Staff Engineer to lead digital design efforts in NAND Flash memory, focusing on microarchitecture, RTL design, verification, logic synthesis, and timing analysis. You will partner with world-class engineers across non-volatile memory to deliver innovative designs with measurable impact.

You will influence power, performance, and area targets while mentoring junior engineers and collaborating with cross-functional teams to drive

Qualifications

  • Masters of Science in Electrical Engineering or related field, plus 6-8 years of relevant experience.
  • Experience with chip level integration, chip lead, and full product life cycle (requirements, design, implementation, test) of Logic design.
  • Knowledge of RTL to GDSII flow (RTL coding, simulation, synthesis, static timing analysis, logic equivalence, DFT insertion, place-and-route, clock tree synthesis, extraction, static timing analysis, physical verification).
  • Knowledge of NAND flash memory cell device operations and programs for read/erase.
  • Excellent communication and interpersonal skills.

Responsibilities

  • RTL design and verification in Verilog, RTL linting, CDC analysis, design integration, synthesis, DFT, timing analysis and closure.
  • Balance design trade-offs with modularity, scalability, power, area, and performance.
  • Interface with internal and external teams to drive technical specifications and features.
  • Participating in Post-Si evaluation and debug.
  • Drive cross-functional support for productization.
  • Provide technical guidance and mentoring of junior engineers.

Skills

RTL design
Verilog
Timing analysis
DFT insertion
Clock domain crossing
Team mentorship
C/C++
Python

Education

Master's in Electrical Engineering

Tools

Synthesis: Design Compiler
Cadence Genus
Primetime/Tempus
Innovus
Liberty/SDC

Job description

Sandisk Memory Technology Design Team is seeking an experienced Staff Engineer to lead digital design efforts in NAND Flash memory, focusing on microarchitecture, RTL design, verification, logic synthesis, and timing analysis. You will partner with world-class engineers across non-volatile memory to deliver innovative designs with measurable impact.

You will influence power, performance, and area targets while mentoring junior engineers and collaborating with cross-functional teams to drive

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Staff VLSI Design Engineer: NAND Flash & RTL Lead
Staff VLSI Design Engineer: NAND Flash & RTL Lead

Sandisk • Milpitas (CA)

On-site
USD 150,000 - 230,000
Health insurance
401(k) plan
RSU program
+2
Senior VLSI Design Engineer: NAND Flash Core
Senior VLSI Design Engineer: NAND Flash Core

Sandisk • Milpitas (CA)

On-site
USD 150,000 - 210,000
NAND Core Design Engineer - High-Performance Memory
NAND Core Design Engineer - High-Performance Memory

Sandisk • Milpitas (CA)

On-site
USD 120,000 - 180,000
STI/LTI eligibility
Medical/dental/vision insurance
401(k) program
Remote VLSI Design Engineer - NAND & 3D Memories
Remote VLSI Design Engineer - NAND & 3D Memories

Sandisk • Milpitas (CA)

On-site
USD 148,000 - 251,000
Staff Engineer, VLSI Design Engineering(Logic Design)
Staff Engineer, VLSI Design Engineering(Logic Design)

Vaia GmbH • Milpitas (CA)

On-site
USD 72,000 - 108,000
Competitive salary
Inclusive work environment
Staff VLSI Logic Design Engineer – NAND Flash
Staff VLSI Logic Design Engineer – NAND Flash

Vaia GmbH • Milpitas (CA)

On-site
USD 72,000 - 108,000
Competitive salary
Inclusive work environment
Senior NAND Design Engineer – RTL and Verification Leader
Senior NAND Design Engineer – RTL and Verification Leader

Micron Technology, Inc • San Jose (CA)

On-site
USD 145,000 - 246,000
Medical, dental, and vision plans
Paid time-off program
Paid family leave
Lead Memory Systems Engineer for AI Infrastructure
Lead Memory Systems Engineer for AI Infrastructure

Sandisk • Milpitas (CA)

On-site
USD 119,000 - 199,000
Senior NAND Device Engineer — Technology Development
Senior NAND Device Engineer — Technology Development

Sandisk • Milpitas (CA)

On-site
USD 137,000 - 232,000
Senior Design Engineer – NAND & RTL Architect
Senior Design Engineer – NAND & RTL Architect

Micron Technology, Inc • San Jose (CA)

On-site
USD 116,000 - 198,000
Medical plan
Dental plan
Vision plan
+3