Lead Circuit Design Engineer – Custom ASICs & Low Power

Apple Inc.

San Diego (CA)

Hybrid

USD 142,000 - 263,000

Full time

10 days ago

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Apple Employee Stock Plan
Bonuses/commissions eligibility
Relocation assistance
Medical and dental coverage
Education reimbursement

Job summary

Apple Inc. in San Diego seeks a Circuit Design Engineering Lead to drive high-performance, low-power standard cells and custom circuits for next-generation SOCs. You will lead a small team and collaborate with CPU, SOC, and GPU groups to ensure timely, robust designs.

You will guide QA processes, work with foundries on DRM/PDK requirements, and plan migrations to new PDk flows while contributing to a strong, innovative design culture. Apple provides comprehensive benefits and stock programs.

Qualifications

  • Bachelor's degree plus 3+ years of experience in circuit development.
  • Experience leading a small team and mentoring engineers.
  • Knowledge of DRM, DRC/LVS decks, PDV flows and layout rules.
  • Design experience with advanced tech node device behavior.
  • Familiarity with circuit robustness analysis and scripting (Perl/TCL).

Responsibilities

  • Drive development of high performance, low power standard cells.
  • Develop optimal level shifters and retention designs for low power designs.
  • Identify next generation ideas to improve PPA.
  • Collaborate with CPU, SOC and GPU teams on chip integration.
  • QA checks and method development for new design requirements.
  • Coordinate with foundries on DRM compliant layout checkers and iPDK.
  • Plan and drive development of new circuits and technology node enablement.
  • Migrate designs to new PDK and update PDV of standard cells.

Skills

Standard cells circuit development
Leadership
Interpersonal skills
PDV flows
Perl/TCL scripting
Circuit robustness analysis
Layout rules knowledge

Education

Bachelor's degree

Tools

Virtuoso

Job description

Apple Inc. in San Diego seeks a Circuit Design Engineering Lead to drive high-performance, low-power standard cells and custom circuits for next-generation SOCs. You will lead a small team and collaborate with CPU, SOC, and GPU groups to ensure timely, robust designs.

You will guide QA processes, work with foundries on DRM/PDK requirements, and plan migrations to new PDk flows while contributing to a strong, innovative design culture. Apple provides comprehensive benefits and stock programs.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Circuit Design Lead: Custom ASIC & SoC Innovation
Circuit Design Lead: Custom ASIC & SoC Innovation

Apple Inc. • Santa Clara (CA)

Hybrid
USD 150,000 - 278,000
Stock options
Relocation assistance
Tuition reimbursement
Lead Circuit Design Engineer for ASICs & Low-Power
Lead Circuit Design Engineer for ASICs & Low-Power

Apple Inc. • Beaverton (OR)

On-site
USD 142,000 - 263,000
Custom Circuits Engineer – Low-Power AI ASICs & SoC
Custom Circuits Engineer – Low-Power AI ASICs & SoC

Apple Inc. • Santa Clara (CA)

Hybrid
USD 150,000 - 278,000
Stock programs
Relocation assistance
Education reimbursement
+3
Senior Library Design Lead, Custom Circuits & PPA
Senior Library Design Lead, Custom Circuits & PPA

Apple Inc. • San Diego (CA)

On-site
USD 175,000 - 309,000
Employee stock purchase plan
RSU awards
Education reimbursement
+1
Advanced Custom Circuits Engineer for ASICs & ML Accelerators
Advanced Custom Circuits Engineer for ASICs & ML Accelerators

Apple Inc. • Beaverton (OR)

On-site
USD 140,000 - 210,000
Circuit Design Engineer - Library
Circuit Design Engineer - Library

Apple Inc. • Santa Clara (CA)

Hybrid
USD 150,000 - 278,000
Stock options
Relocation assistance
Tuition reimbursement
Circuit Design Engineer - Library
Circuit Design Engineer - Library

Apple Inc. • San Diego (CA)

Hybrid
USD 142,000 - 263,000
Apple Employee Stock Plan
Bonuses/commissions eligibility
Relocation assistance
+2
Senior Power Management Analog Design Lead
Senior Power Management Analog Design Lead

Apple Inc. • San Diego (CA)

On-site
USD 175,500 - 311,700
Stock program eligibility
Relocation assistance
Medical and dental coverage
Low-Power Physical Design Engineer (7nm+)
Low-Power Physical Design Engineer (7nm+)

Apple Inc. • Cupertino (CA)

Hybrid
USD 174,000 - 225,000
Senior SoC Physical Design Lead (High-Perf / Low-Power)
Senior SoC Physical Design Lead (High-Perf / Low-Power)

Apple Inc. • Austin (TX)

On-site
USD 150,000 - 230,000