IC Front-End Design & Verification Engineer (Senior)

Broadcom

San Jose (CA)

On-site

USD 122,000 - 195,000

Full time

14 days+
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Benefits offered by this job

Medical, dental and vision
401K with match
ESPP
EAP
Paid holidays
Paid time off

Job summary

Broadcom seeks an experienced engineer to lead frontend design and verification for core ASIC blocks. You will architect, design, synthesize and constrain RTL, then verify with simulation and formal methods while analyzing timing across high-frequency process nodes.

The role requires strong RTL knowledge, system-level thinking, and collaboration across geographies. Broadcom offers a robust compensation package and comprehensive benefits.

Qualifications

  • BS/MS in Electrical or Computer Engineering or equivalent.
  • 8+ years of related ASIC/standard product implementation experience.
  • Experience with RTL synthesis, timing analysis and closure.
  • Proficiency with design tools: TCL/Perl scripting, Synopsys Design Compiler or Cadence RTL compiler, Primetime, Liberty LIB models, Formality, Conformal, Spyglass, power analysis, DFT/scan, SVN/Git.

Responsibilities

  • Front end design and verification for core blocks.
  • Define architecture, logic design, synthesis and constraints.
  • Verify using simulation, formal verification, and timing analysis.
  • Debug designs with Verilog and understand full ASIC design flow.

Skills

RTL design
Timing analysis
Verilog/VHDL
Formal verification
TCL/Perl scripting
Synthesis flow

Education

BSEE / BSCE
MS in related field

Tools

Design Compiler
RTL Compiler
Primetime
Liberty LIB models
Synopsys Formality
Cadence Conformal
SpyGlass
SVN / Git

Job description

Broadcom seeks an experienced engineer to lead frontend design and verification for core ASIC blocks. You will architect, design, synthesize and constrain RTL, then verify with simulation and formal methods while analyzing timing across high-frequency process nodes.

The role requires strong RTL knowledge, system-level thinking, and collaboration across geographies. Broadcom offers a robust compensation package and comprehensive benefits.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior ASIC Front-End Design & Verification Engineer
Senior ASIC Front-End Design & Verification Engineer

Anysilicon • Austin (TX), Northern (KY)

Hybrid
USD 140,000 - 200,000
IC Design Front-End Engineer – RTL, Synthesis & Timing
IC Design Front-End Engineer – RTL, Synthesis & Timing

Broadcom Inc. • San Jose (CA)

On-site
USD 121,900 - 195,000
Medical, dental, and vision plans
401(K) participation with company matching
Employee Stock Purchase Program (ESPP)
+2
Senior Front-End IC Design Engineer – ASIC & Verification
Senior Front-End IC Design Engineer – ASIC & Verification

Broadcom Inc. • Austin (TX)

On-site
USD 121,900 - 195,000
Medical, dental and vision plans
401(k) participation including company
Employee Stock Purchase Program (ESPP)
+3
R&D Engineer IC Design 4
R&D Engineer IC Design 4

Anysilicon • Austin (TX), Northern (KY)

On-site
USD 140,000 - 200,000
Senior ASIC Verification & IC Design Engineer
Senior ASIC Verification & IC Design Engineer

Broadcom Inc. • Wayne (CA)

On-site
USD 144,000 - 230,000
Discretionary annual bonus
Equity grants
Comprehensive benefits (medical, dent,
R&D Engineer IC Design 4
R&D Engineer IC Design 4

Broadcom Inc. • Austin (TX)

On-site
USD 121,900 - 195,000
Medical, dental and vision plans
401(k) participation including company
Employee Stock Purchase Program (ESPP)
+3
R&D Engineer IC Design 4
R&D Engineer IC Design 4

Broadcom Inc. • San Jose (CA)

On-site
USD 121,900 - 195,000
Medical, dental, and vision plans
401(K) participation with company matching
Employee Stock Purchase Program (ESPP)
+2
R&D Engineer IC Design 5
R&D Engineer IC Design 5

Broadcom Inc. • Wayne (CA)

On-site
USD 144,000 - 230,000
Discretionary annual bonus
Equity grants
Comprehensive benefits (medical, dent,
Senior Verification Engineer - Networking ASICs
Senior Verification Engineer - Networking ASICs

Broadcom Inc. • San Jose (CA)

On-site
USD 121,900 - 195,000
Discretionary annual bonus
401(k) with company matching
Employee Stock Purchase Program (ESPP)
+1
Senior ASIC Verification Engineer | PCIe, UVM, Equity
Senior ASIC Verification Engineer | PCIe, UVM, Equity

Broadcom Inc. • Wayne (CA)

On-site
USD 144,000 - 230,000
Medical coverage
401K matching
ESPP
+4