Hardware Design Engineer - R&D

TechDigital Group

Redmond (WA)

On-site

USD 120,000 - 160,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

A leading tech firm in Redmond seeks an experienced verification engineer to define and implement UVM environments. Candidates must have over 10 years of experience in UVM testbench development, block level verification, and RTL debugging. The role includes creating test plans and supporting post-silicon verification activities. This position offers an opportunity to work on advanced technology in a dynamic environment.

Qualifications

  • 10+ years of experience in the field is required.
  • Self-driven individual with extensive debugging experience.
  • Experience in pre-silicon verification preferred.

Responsibilities

  • Define and implement a UVM verification environment.
  • Develop tests and verification collateral.
  • Debug failures and recommend fixes.

Skills

UVM TB development
block level verification
RTL debugging

Education

BA in electrical or computer engineering

Job description

Skills Required
  • Years of Experience Required: 10+ overall years of experience in the field.
  • Degrees or certifications required: BA in electrical or computer engineering (degree is nice to have for this role).
  • Disqualifiers: Candidates with this will not be eligible for the role:
    Lack of education or industry mismatching
  • Best vs. Average: The ideal resume would contain: Self-driven individual; Someone who has worked on pre silicon verification; Extensive debugging experience
Responsibilities
  • Define, document, and implement a UVM verification environment including agents and scoreboards
  • Write test plans and implement them by developing tests, test generators, test benches, checkers, coverage, and other verification collateral
  • Run tests on RTL and Gate Level Netlists, debug failures to root cause, and recommend fixes
  • Support post-silicon verification activities of the products working with design and product teams
Top 3 Hard Skills Required
  1. 10+ years experience with: Expertise in UVM TB development from scratch
  2. 10+ years experience with: block level and SOC level verification
  3. 10+ years experience with: RTL debugging expertise
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

IP Design Verification Engineer
IP Design Verification Engineer

Jobtailor • California (MO)

On-site
USD 110,000 - 170,000
Sr Hardware Verification Engineer
Sr Hardware Verification Engineer

Baya Systems • California (MO)

On-site
USD 100,000 - 130,000
Design Verification Engineer
Design Verification Engineer

iFlow Inc. • Santa Clara (CA)

On-site
USD 120,000 - 150,000
Design Verification Engineer
Design Verification Engineer

BayOne Solutions • Carlsbad (CA)

On-site
USD 120,000 - 180,000
Design Verification Engineer
Design Verification Engineer

Eximietas Design LLC • San Jose (CA)

On-site
USD 140,000 - 210,000
Hardware Verification Engineer
Hardware Verification Engineer

Mogi I/O : OTT/Podcast/Short Video Apps for you • Belton (TX)

On-site
USD 160,000 - 180,000
IP Design Verification Engineer
IP Design Verification Engineer

Jobtailor • Arizona

On-site
USD 110,000 - 170,000
ASIC Verification Engineer
ASIC Verification Engineer

Mogi I/O : OTT/Podcast/Short Video Apps for you • Bastrop (TX)

On-site
USD 160,000 - 180,000
Design Verification Engineer
Design Verification Engineer

Millennium Software and Staffing Inc • San Jose (CA)

On-site
USD 70,000 - 100,000
Principal Design Verification Engineer
Principal Design Verification Engineer

MDAEdge • Santa Clara (CA)

On-site
USD 150,000 - 190,000