GFX/Display IP Digital Design Engineer

Meta

Redmond (WA)

On-site

USD 146,000 - 209,000

Full time

7 days ago
Be an early applicant
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Bonus
Equity
Benefits

Job summary

Meta is seeking a Design Engineer to contribute to advanced hardware including ASICs and SoCs. You will design digital architectures, optimize power and performance, and map algorithms to hardware with cross-functional teams in a fast-moving research environment.

The role requires extensive RTL coding, micro-architecture work, and collaboration with DV, PD, and architecture teams to deliver production silicon.

Qualifications

  • Bachelor's degree in Computer Science, Computer Engineering, or equivalent practical experience.
  • 6+ years of experience as a Hardware Design Engineer for production silicon shipped in volume.
  • Experience in digital design µArchitecture, RTL coding, and micro-architecture development.
  • Ability to communicate design decisions and trade-offs to cross-functional partners such as verification, physical design, and architecture teams.

Responsibilities

  • Contribute to ASIC digital µArchitecture and design.
  • Assist performance/power analysis of the design and help meet power and performance targets.
  • Work with architects to map algorithms onto the hardware and specify requirements for IP and subsystems integration.
  • Collaborate with adjacent teams such as Verification, Physical Design, and Design-for-Test.
  • Develop micro-architecture, RTL coding, and design verification for complex IPs.
  • Drive IP/sub-system micro-architecture and RTL design in collaboration with DV and PD leads.

Skills

RTL design
Microarchitecture
Digital design
C/C++
Python
Cross-functional collaboration
Synthesis
Timing analysis

Education

Bachelor's degree in CS/CE or equivalent

Tools

Synthesis tools
Static timing analysis

Job description

Meta is seeking highly skilled Design Engineers to join our team. In this role, you will contribute to the development of advanced technology solutions, including machine learning and network acceleration. You will collaborate with researchers and engineers to design, implement, and optimize low-power hardware accelerators, state-of-the-art SoCs, and custom silicon solutions that enable the next generation of innovative devices and hardware.GFX/Display IP Digital Design Engineer Responsibilities:Contribute to ASIC digital µArchitecture and designAssist performance/power analysis of the design and help meet power and performance targetsWork with architects to map algorithms onto the hardware and specify requirements for IP and subsystems integrationCollaborate with adjacent teams such as Verification, Physical Design, and Design-for-TestDevelop micro-architecture, RTL coding, and design verification for complex IPsDrive IP/sub-system micro-architecture and RTL design in collaboration with DV and PD leadsMinimum Qualifications:Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience6+ years of experience as a Hardware Design Engineer for production silicon shipped in volumeExperience in digital design µArchitecture, RTL coding, and micro-architecture developmentExperience communicating technical design decisions and trade-offs to cross-functional partners such as verification, physical design, and architecture teamsPreferred Qualifications:Experience micro-architecting and designing IP with heavy fixed-point and/or floating-point data path logicExperience with synthesis, static timing analysis, and timing closure methodologiesExperience collaborating with verification or physical design teams during the silicon development cycleExperience with microarchitecture and design optimization for power, performance, and areaExperience with at least one procedural programming language (C, C++, Python, etc.)Experience with shell scripting (bash and/or csh)Experience with CDC and RDC analysisExperience with pixel processing pipelines like 2D/3D GFX engines and/or display processing unitsDemonstrated ability to integrate AI tools to optimize/redesign workflows and drive measurable impact (e.g., efficiency gains, quality improvements)Experience adhering to and implementing responsible, ethical AI practices (e.g., risk assessment, bias mitigation, quality and accuracy reviews)Demonstrated ongoing AI skill development (e.g., prompt/context engineering, agent orchestration) and staying current with emerging AI technologiesAbout Meta:Meta builds technologies that help people connect, find communities, and grow businesses. When Facebook launched in 2004, it changed the way people connect. Apps like Messenger, Instagram and WhatsApp further empowered billions around the world. Now, Meta is moving beyond 2D screens toward immersive experiences like augmented and virtual reality to help build the next evolution in social technology. People who choose to build their careers by building with us at Meta help shape a future that will take us beyond what digital connection makes possible today—beyond the constraints of screens, the limits of distance, and even the rules of physics.Meta is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender, gender identity, gender expression, transgender status, sexual stereotypes, age, status as a protected veteran, status as an individual with a disability, or other applicable legally protected characteristics. We also consider qualified applicants with criminal histories, consistent with applicable federal, state and local law. Meta participates in the E-Verify program in certain locations, as required by law. Please note that Meta may leverage artificial intelligence and machine learning technologies in connection with applications for employment.Meta is committed to providing reasonable accommodations for candidates with disabilities in our recruiting process. If you need any assistance or accommodations due to a disability, please let us know at accommodations-ext@meta.com.$146,000/year to $209,000/year + bonus + equity + benefitsIndividual compensation is determined by skills, qualifications, experience, and location. Compensation details listed in this posting reflect the base hourly rate, monthly rate, or annual salary only, and do not include bonus, equity or sales incentives, if applicable. In addition to base compensation, Meta offers benefits. Learn more about benefits at Meta.
Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

GFX/Display IP Digital Design Engineer
GFX/Display IP Digital Design Engineer

Meta • Austin (TX)

On-site
USD 146,000 - 209,000
Bonus
Equity
Benefits
GFX/Display IP Digital Design Engineer
GFX/Display IP Digital Design Engineer

Meta • San Diego (CA)

On-site
USD 146,000 - 209,000
Equity
Benefits package
Silicon Engineer
Silicon Engineer

Meta • Sunnyvale (CA)

On-site
USD 114,000 - 172,000
Bonus
Equity
Benefits
Embedded Software Engineer, Firmware
Embedded Software Engineer, Firmware

Meta • Redmond (WA)

On-site
USD 154,000 - 217,000
Bonus
Equity
Benefits
Silicon Engineer
Silicon Engineer

Meta • Austin (TX)

On-site
USD 114,000 - 172,000
Electrical Engineer, Power
Electrical Engineer, Power

Meta • Austin (TX)

On-site
USD 118,000 - 170,000
Bonus
Equity
Benefits
Physical Design Engineer, Reality Labs Silicon
Physical Design Engineer, Reality Labs Silicon

Meta • San Diego (CA)

On-site
USD 146,000 - 209,000
Bonus
Equity
Benefits
ASIC Engineer / (Pre/Post) Silicon Validation Engineer
ASIC Engineer / (Pre/Post) Silicon Validation Engineer

Meta • Menlo Park (CA)

On-site
USD 146,000 - 209,000
Silicon Performance Architect, Reality Labs
Silicon Performance Architect, Reality Labs

Meta • Austin (TX)

On-site
USD 178,000 - 250,000
Bonus
Equity
Benefits
ASIC Engineer, Design
ASIC Engineer, Design

Meta • Sunnyvale (CA)

On-site
USD 146,000 - 209,000
Bonus
Equity
Benefits