FPGA Design & Analysis Engineer – Versal/Xilinx

The Adecco Group

El Segundo (CA)

On-site

USD 131,000 - 164,000

Full time

40 hours ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Direct deposit
401(k)
DailyPay
Short-term disability insurance
Skills training
Employee referral bonus
Affordable medical coverage plan

Job summary

PDS Defense, Inc. in El Segundo, CA is seeking an Electronics Design and Analysis Engineer 5 to lead FPGA/ASIC design tasks. The role involves inheriting top-level FPGA design, creating new blocks, and integrating IP cores.

Expect work on Xilinx Versal/UltraScale devices with Verilog/SystemVerilog, including timing closure, constraints, and hardware/software integration. The position requires on-site presence in El Segundo, a valid U.S.

Qualifications

  • 5+ years of FPGA and/or ASIC design experience.
  • Strong Xilinx/AMD Vivado experience.
  • Experience with Versal family devices.
  • Verilog/SystemVerilog HDL proficiency required.
  • Advanced FPGA implementation skills (synthesis, timing closure, constraints).
  • Active U.S. security clearance.

Responsibilities

  • Inherit FPGA top-level design and add new functional blocks and interfaces, integrating third-party and in-house IP cores.
  • Update constraint files, perform synthesis, simulation, and Place & Route to ensure timing closure and design integrity.
  • Program FPGA devices, primarily Xilinx Versal/UltraScale families.
  • Collaborate with system engineering to support hardware/software integration and testing.
  • On-site work is required.

Skills

FPGA/ASIC design
Vivado
Versal devices
Verilog/SystemVerilog
Timing closure/constraints
U.S. security clearance

Job description

PDS Defense, Inc. in El Segundo, CA is seeking an Electronics Design and Analysis Engineer 5 to lead FPGA/ASIC design tasks. The role involves inheriting top-level FPGA design, creating new blocks, and integrating IP cores.

Expect work on Xilinx Versal/UltraScale devices with Verilog/SystemVerilog, including timing closure, constraints, and hardware/software integration. The position requires on-site presence in El Segundo, a valid U.S.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

FPGA Implementation Engineer 5 – Versal Onsite
FPGA Implementation Engineer 5 – Versal Onsite

Cts Technology Solutions, Inc. • El Segundo (CA)

Hybrid
USD 120,000 - 180,000
Senior FPGA Implementation Engineer - Versal/Xilinx Contract
Senior FPGA Implementation Engineer - Versal/Xilinx Contract

Boeing Future of Flight • El Segundo (CA)

Hybrid
USD 145,000 - 158,000
FPGA Engineer — Xilinx Versal/Alveo, SystemVerilog RTL
FPGA Engineer — Xilinx Versal/Alveo, SystemVerilog RTL

Bolt Graphics, Inc. • Sunnyvale (CA), Northern (KY)

Hybrid
USD 150,000 - 220,000
Stock Options
401(k) match
Medical, Dental, & Vision coverage
Senior FPGA Design & Analysis Engineer (Versal/Vivado)
Senior FPGA Design & Analysis Engineer (Versal/Vivado)

CHIPTON-ROSS Inc. • El Segundo (CA)

On-site
USD 120,000 - 180,000
Senior FPGA Design Engineer - Versal & Secret Clearance
Senior FPGA Design Engineer - Versal & Secret Clearance

CTS International • El Segundo (CA)

On-site
USD 120,000 - 170,000
Senior ASIC/FPGA Verification Engineer
Senior ASIC/FPGA Verification Engineer

The Adecco Group • El Segundo (CA)

On-site
USD 110,000 - 117,000
FPGA/ASIC Microelectronics Engineer
FPGA/ASIC Microelectronics Engineer

The Fountain Group • El Segundo (CA)

On-site
USD 132,000 - 179,000
Senior FPGA/ASIC Design Engineer with Security Clearance
Senior FPGA/ASIC Design Engineer with Security Clearance

The Fountain Group • El Segundo (CA)

On-site
USD 132,000 - 179,000
Electrical Design and Analyst Engineer 5
Electrical Design and Analyst Engineer 5

CHIPTON-ROSS Inc. • El Segundo (CA)

On-site
USD 120,000 - 180,000
Elect Design and Analy Engr 5
Elect Design and Analy Engr 5

The Adecco Group • El Segundo (CA)

On-site
USD 131,000 - 164,000
Direct deposit
401(k)
DailyPay
+4