Formal Verification Engineer

Mirafra Technology

San Diego (CA)

On-site

USD 90,000 - 120,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Mirafra Technology, located in San Diego, California, seeks a skilled engineer with experience in ASIC design processes and formal verification. The role requires proficiency in various design languages including VHDL, Verilog, and System Verilog.

The ideal candidate will also have familiarity with programming languages like C and C++, along with scripting skills in Unix/Linux. Join our growing team in a dynamic environment.

Qualifications

  • Experience with ASIC design processes and verification tools is crucial.
  • Familiarity with programming and scripting languages is required.
  • Proven experience in Formal Verification is essential.

Skills

ASIC design process
Digital design
Verification tools
Computer architecture
VHDL
Verilog
System Verilog
Formal Verification
C
C++
SystemC
Unix/Linux shell programming
Perl
Java
XML
Makefile

Tools

VCS
IUS
ModelSim
Jasper
0-in
IFV
OneSpin
SLEC

Job description

About Mirafra:

Mirafra is software service base organization started in 2004.

We are 500+ employees in India and 250+ in US.

Clear visibility to senior management which helps for constant professional growth.

Job Description
  • Experience with ASIC design process, digital design, design (hw/sw) verification tools and techniques, computer architecture, etc.
  • Experience with design and assertion languages: VHDL, Verilog, System Verilog, and System Verilog Assertions (SVA).
  • Experience with Formal Verification is a must.
Qualifications
  • Experience in functional verification EDA tools: VCS, IUS, ModelSim, Jasper, 0-in, IFV, OneSpin, SLEC, etc is highly desired.
  • Familiar with programming languages: C, C++, and SystemC.
  • Scripting and automation skills: Unix/Linux shell programming, Perl, Java, Makefile, XML, XML DOM, XPath, XSLT, revision management (e.g., CVS, DesignSync, Subversion).
Additional Information

All your information will be kept confidential according to EEO guidelines.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Formal Verification Engineer: ASIC & SystemVerilog
Formal Verification Engineer: ASIC & SystemVerilog

Mirafra Technology • San Diego (CA)

On-site
USD 90,000 - 120,000
Verification Engineer
Verification Engineer

Mirafra Technology • Austin (TX)

On-site
USD 80,000 - 120,000
RTL Design Engineer
RTL Design Engineer

Mirafra Technology • San Diego (CA)

On-site
USD 100,000 - 130,000
Design Verification Engineer
Design Verification Engineer

Mirafra Technology • San Diego (CA)

On-site
USD 80,000 - 120,000
Verification Engineer
Verification Engineer

Mirafra Technology • San Diego (CA)

On-site
USD 80,000 - 120,000
DFT Engineer
DFT Engineer

Mirafra Technology • Tempe (AZ)

On-site
USD 100,000 - 130,000
RTL Design Engineer - High-Speed Digital & Verification
RTL Design Engineer - High-Speed Digital & Verification

Mirafra Technology • San Diego (CA)

On-site
USD 100,000 - 130,000
Lead ASIC Verification Engineer - UVM/SystemVerilog
Lead ASIC Verification Engineer - UVM/SystemVerilog

Mirafra Technologies • California (MO)

On-site
USD 120,000 - 180,000
Lead Design Verification
Lead Design Verification

Mirafra Technologies • San Jose (CA)

On-site
USD 120,000 - 160,000
Verification Engineer: SystemVerilog, UVM & RTL Expert
Verification Engineer: SystemVerilog, UVM & RTL Expert

Mirafra Technology • San Diego (CA)

On-site
USD 80,000 - 120,000