Engineer II-Design

Microchip Technology Inc

Allentown (Lehigh County)

In loco

USD 85.000 - 125.000

Tempo pieno

14 giorni+

Una candidatura completa in un minuto

Curriculum e lettera di presentazione personalizzati, pronti da inviare.

Supera i filtri ATS

Descrizione del lavoro

Microchip Technology Inc is seeking an engineer to design, simulate, and verify RTL-based blocks for SOC devices. You will work on high-speed data paths and protocol interfaces, contributing to timing analysis and verification across multiple IP blocks.

The role requires 2–5 years in RTL design for ASICs, a relevant Bachelor's degree, and strong SystemVerilog skills. On-site opportunities in the Allentown area are available with a focus on collaboration and delivery.

Competenze

  • 2–5 years of experience in RTL Design for ASIC implementation.
  • Bachelor's in Electrical Engineering, Computer Engineering or Computer Science.
  • Proficiency in SystemVerilog and RTL design methodologies.

Mansioni

  • Design, simulate, and verify RTL-based blocks for SOC devices.
  • Participate in RTL implementation, synthesis, simulation, pre-layout/post-layout timing verification.
  • Support porting the design into test chips and emulation platforms; FPGA/tools experience is a plus.

Conoscenze

RTL Design
SystemVerilog
ASIC/SoC
Scripting (TCL/Perl/Python)
Linux
FSM/Datapath Design

Formazione

Bachelor's in Electrical Engineering, Computer Engineering or Computer Science
Master's preferred

Strumenti

SystemVerilog simulators
Synthesis tools
Formal verification tools

Descrizione del lavoro

Are you looking for a unique opportunity to be a part of something great? Want to join a 17,000-member team that works on the technology that powers the world around us? Looking for an atmosphere of trust, empowerment, respect, diversity, and communication? How about an opportunity to own a piece of a multi-billion dollar (with a B!) global organization? We offer all that and more at Microchip Technology Inc.

People come to work at Microchip because we help design the technology that runs the world. They stay because our culture supports their growth and stability. They are challenged and driven by an incredible array of products and solutions with unlimited career potential. Microchip's nationally-recognized Leadership Passage Programs support career growth where we proudly enroll over a thousand people annually. We take pride in our commitment to employee development, values-based decision making, and strong sense of community, driven by our Vision, Mission, and 11 Guiding Values; we affectionately refer to it as the Aggregate System and it's won us countless awards for diversity and workplace excellence.

Our company is built by dedicated team players who love to challenge the status quo; we did not achieve record revenue and over 30 years of quarterly profitability without a great team dedicated to empowering innovation. People like you.

Visit our careers page to see what exciting opportunities and company perks await!

Job Description
Summary

As a member of Microchip's engineering community, your primary responsibility will be to design, simulate, and verify various RTL-based blocks on our devices. Microchip's designs are an SOC with various hard and soft IP blocks that support many industry standard protocols for Imaging, Networking System Connectivity, Compute and Data Storage.

Duties & Responsibilities
General RTL and ASIC development
  • Detailed module design, performance analysis and detailed design specification creation.
  • Participate in the RTL implementation, synthesis, simulation, pre-layout/post-layout timing verification.
  • Understanding of emerging high speed design techniques to improve Data & Command processing bandwidth, reduce latencies & increase reliability.
  • Support porting the design into test chips and emulation platforms - experience with FPGA design and board implementation tools is advantageous.
Requirements/Qualifications
Job Requirements
  • 2-5 years of experience in RTL Design for ASIC implementation.
  • Bachelor's in Electrical Engineering, Computer Engineering or Computer Science.
  • Design courses and practical application of course learning for high-speed RTL design.
  • Experience with RTL Design tools that include design entry, synthesis, formal verification, RTL/gate level simulation, cross-domain clocking analysis and static timing analysis.
  • Course and Practical usage in RTL design, design verification, synthesis & formality.
  • Proficiency in SystemVerilog development languages.
  • Course and Practical usage in Static Timing Analysis and Verilog simulation tools.
  • Should be able to design complex state machines & data path logic.
  • Proficiency in scripting languages (TCL / Perl / Python) and LINUX.
  • Ability to understand and implement industry standards.
  • Ability to write detailed design specifications.
  • Good analytical, oral and written communication skills.
  • Able to write clean, readable presentations.
  • Self-motivated, proactive team player.
  • Ability to work to schedule requirements.
Preferred
  • Master's in Electrical Engineering, Computer Engineering or Computer Science.
  • FPGA and ASIC System On Chip Design Experience.
  • Lab Experience for system-level validation.

U.S. Export Controls Requirements: This job requires access to technology, materials, software or hardware that is controlled by the export laws of the United States. Candidates are required to provide proof of either US citizenship, Permanent US residency or classification as a protected individual as defined in 8 USC 1324b (a) (3).

Travel Time

0% - 25%

Physical Attributes

Hearing, Other, Seeing, Talking, Works Alone, Works Around Others

Physical Requirements

100% inside, 80% sitting, 10% standing, 10% walking

Microchip Technology Inc is an equal opportunity/affirmative action employer. All qualified applicants will receive consideration for employment without regard to sex, gender identity, sexual orientation, race, color, religion, national origin, disability, protected Veteran status, age, or any other characteristic protected by law.

For more information on applicable equal employment regulations, please refer to Know Your Rights: Workplace Discrimination is Illegal Poster.

Ottieni la revisione del curriculum gratis e riservata.

o trascina qui il file.

Similar jobs

Offerte di lavoro simili che vale la pena confrontare

Engineer II-Design
Engineer II-Design

Microchip Technology Inc. • Allentown

In loco
USD 110.000 - 150.000
Engineer II - Digital ASIC Design
Engineer II - Digital ASIC Design

Microchip Technology Inc • San Jose (CA)

In loco
USD 70.000 - 143.000
Health benefits from day one
Retirement savings plan
ESPP with 2-year lookback
Engineer II - Design
Engineer II - Design

Microchip Technology Inc. • Hauppauge (NY)

In loco
USD 70.000 - 143.000
Engineer I - Design
Engineer I - Design

HVAC Total FM Recruitment • Hauppauge (NY)

In loco
USD 70.000 - 143.000
Restricted stock units
Quarterly bonus
Health benefits from day one
+1
Principal Engineer-Design
Principal Engineer-Design

Microchip Technology Inc • Chandler (AZ)

In loco
USD 75.000 - 232.000
Health benefits from day one
ESPp program with 2 year look back
Technical Staff Engineer - Applications
Technical Staff Engineer - Applications

Microchip Technology Inc. • Hauppauge (NY)

In loco
USD 91.000 - 232.000
Health benefits day one
ESPP program
Retirement plan
Principal Engineer-Design (SoC Integration and RTL/IP)
Principal Engineer-Design (SoC Integration and RTL/IP)

Microchip Technology Inc. • Chandler (AZ)

In loco
USD 130.000 - 190.000
Technical Staff Engineer - Design Implementation
Technical Staff Engineer - Design Implementation

Microchip Technology Inc. • Chandler (AZ)

In loco
USD 130.000 - 170.000
Senior Engineer II - Design
Senior Engineer II - Design

Microchip Technology Inc • Town of Smithtown (NY)

In loco
USD 75.000 - 205.000
Technical Staff Engineer-Design (Digital Logic)
Technical Staff Engineer-Design (Digital Logic)

Microchip Technology Inc. • Colorado Springs (CO)

In loco
USD 91.000 - 232.000
Competitive base pay
Restricted stock units
Quarterly bonus payments
+3