DRAM IP Design Engineer – RTL to GDS + AI Tools

1000 Micron Technology, Inc.

Boise (ID)

On-site

USD 28,000 - 42,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Medical, dental and vision plans
Paid time off
Paid holidays
Family leave
Benefits guide access

Job summary

Micron Technology, Inc. is seeking a Senior or Graduate Engineering Intern in DRAM IP Development to contribute to RTL-to-GDS design, verification, and silicon validation for next‑generation DRAM products.

You will gain hands‑on experience with industry‑standard EDA tools and AI‑assisted workflows. You will collaborate across multifunctional teams, analyze PVT across conditions, and present findings to leadership, while pursuing a relevant degree and building strong programming and analytical

Qualifications

  • Currently pursuing a Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Semiconductor Engineering, or a related STEM field.
  • Completed coursework in CMOS Digital Circuits, SystemVerilog/UVM, and Static Timing Analysis (STA).
  • Experience with at least one programming language such as Python, Perl, TCL, MATLAB, or equivalent.
  • Demonstrated analytical and problem‑solving skills through academic, research, or project experience.
  • Effective written and verbal communication skills with the ability to work in a collaborative team environment.

Responsibilities

  • Support the design, development, and verification of digital IP circuits for next‑generation DRAM products using RTL‑to‑GDS methodologies.
  • Perform circuit analysis across process, voltage, and temperature (PVT) corners to evaluate performance, quality, and reliability.
  • Develop automation scripts and leverage Agentic AI, AI‑Assisted tools, or Code Assist solutions to improve engineering productivity and design quality.
  • Collaborate with multi‑functional engineering teams on design implementation, verification, and silicon validation activities.
  • Present technical findings, project results, and recommendations to engineering leadership and key customers.

Skills

Python
SystemVerilog/UVM
MATLAB
Perl
TCL
Analytical thinking
Communication skills

Education

Bachelor's or Master's in Electrical Engineering, Computer Engineering, Semiconductor Engineering, or related STEM

Tools

EDA tools

Job description

Micron Technology, Inc. is seeking a Senior or Graduate Engineering Intern in DRAM IP Development to contribute to RTL-to-GDS design, verification, and silicon validation for next‑generation DRAM products.

You will gain hands‑on experience with industry‑standard EDA tools and AI‑assisted workflows. You will collaborate across multifunctional teams, analyze PVT across conditions, and present findings to leadership, while pursuing a relevant degree and building strong programming and analytical

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

DRAM Digital IP Design Engineer (Intern/Grad)
DRAM Digital IP Design Engineer (Intern/Grad)

Micron Technology • Boise (ID)

On-site
USD 25,000 - 34,000
Medical, dental and vision plans
Paid time off and holidays
DRAM IP Design Engineer - RTL-to-GDS & AI Tools
DRAM IP Design Engineer - RTL-to-GDS & AI Tools

Micron Technology, Inc • Boise (ID)

On-site
USD 25,000 - 36,000
Medical, dental and vision plans
Robust paid time-off
Paid holidays
DRAM IP Circuits Design Intern – AI-Driven Innovation
DRAM IP Circuits Design Intern – AI-Driven Innovation

Micron Technology • Boise (ID)

On-site
USD 25,000 - 39,000
Medical/Dental/Vision plans
Paid time off
Paid holidays
+1
Digital IP Design Intern – RTL-to-GDS
Digital IP Design Intern – RTL-to-GDS

Micron Technology, Inc • Boise (ID)

Hybrid
USD 27,000 - 40,000
Medical insurance
Dental plan
Vision plan
+2
DRAM IP Circuits Design Intern - Analog & AI
DRAM IP Circuits Design Intern - Analog & AI

Micron • Boise (ID)

On-site
USD 28,000 - 41,000
Medical, dental and vision plans
Paid time off
Paid holidays
+1
DRAM IP Design Engineer – AI-Driven Verification & RTL
DRAM IP Design Engineer – AI-Driven Verification & RTL

Micron • Boise (ID)

On-site
USD 30,000 - 39,000
Medical, dental and vision plans
Paid time off
Paid holidays
Intern - Digital IP Design Engineer, DRAM
Intern - Digital IP Design Engineer, DRAM

Micron Technology, Inc • Boise (ID)

On-site
USD 25,000 - 36,000
Medical, dental and vision plans
Robust paid time-off
Paid holidays
DRAM IP Circuit Design Intern — Analog & AI-Driven
DRAM IP Circuit Design Intern — Analog & AI-Driven

Socket.dev • Boise (ID)

On-site
USD 28,000 - 50,000
Intern - Digital IP Design Engineer, DRAM
Intern - Digital IP Design Engineer, DRAM

1000 Micron Technology, Inc. • Boise (ID)

On-site
USD 28,000 - 42,000
Medical, dental and vision plans
Paid time off
Paid holidays
+2
DRAM Design Intern — AI-Enhanced Memory Innovation
DRAM Design Intern — AI-Enhanced Memory Innovation

Micron • Boise (ID)

On-site
USD 28,000 - 41,000