DRAM Digital IP Design Engineer (Intern/Grad)

Micron Technology

Boise (ID)

On-site

USD 25,000 - 34,000

Part time

3 days ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Medical, dental and vision plans
Paid time off and holidays

Job summary

Micron Technology is seeking a Senior or Graduate Engineering Intern in DRAM Circuit Design to work with experienced engineers on digital IP circuits for future DRAM products. You will gain hands‑on experience with RTL-to-GDS design methodologies, custom design and verification flows, silicon learning, and AI-enabled workflows.

This internship offers exposure to industry‑standard EDA tools, cross‑functional collaboration, and opportunities to contribute to impactful projects within Micron's

Qualifications

  • Currently pursuing a Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Semiconductor Engineering, or a related STEM field.
  • Completed coursework in CMOS Digital Circuits, SystemVerilog/UVM, and Static Timing Analysis (STA).
  • Experience with at least one programming language such as Python, Perl, TCL, MATLAB, or equivalent.
  • Demonstrated analytical and problem‑solving skills through academic, research, or project experience.
  • Effective written and verbal communication skills with the ability to work in a collaborative team environment.

Responsibilities

  • Support the design, development, and verification of digital IP circuits for next‑generation DRAM products using RTL-to-GDS methodologies.
  • Perform circuit analysis across process, voltage, and temperature (PVT) corners to evaluate performance, quality, and reliability.
  • Develop automation scripts and leverage Agentic AI, AI‑Assisted tools, or Code Assist solutions to improve engineering productivity and design quality.
  • Collaborate with multi‑functional engineering teams on design implementation, verification, and silicon validation activities.
  • Present technical findings, project results, and recommendations to engineering leadership and key customers.

Skills

Python
Perl
TCL
MATLAB
SystemVerilog/UVM
Analytical problem solving
Communication

Education

Bachelor's or Master's in Electrical Engineering, Computer Engineering, Semiconductor Engineering, or related STEM field

Job description

Micron Technology is seeking a Senior or Graduate Engineering Intern in DRAM Circuit Design to work with experienced engineers on digital IP circuits for future DRAM products. You will gain hands‑on experience with RTL-to-GDS design methodologies, custom design and verification flows, silicon learning, and AI-enabled workflows.

This internship offers exposure to industry‑standard EDA tools, cross‑functional collaboration, and opportunities to contribute to impactful projects within Micron's

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

DRAM IP Design Engineer – RTL to GDS + AI Tools
DRAM IP Design Engineer – RTL to GDS + AI Tools

1000 Micron Technology, Inc. • Boise (ID)

On-site
USD 28,000 - 42,000
Medical, dental and vision plans
Paid time off
Paid holidays
+2
Intern - Digital IP Design Engineer, DRAM
Intern - Digital IP Design Engineer, DRAM

Micron Technology, Inc • Boise (ID)

On-site
USD 25,000 - 36,000
Medical, dental and vision plans
Robust paid time-off
Paid holidays
DRAM IP Circuits Design Intern - Analog & AI
DRAM IP Circuits Design Intern - Analog & AI

Micron • Boise (ID)

On-site
USD 28,000 - 41,000
Medical, dental and vision plans
Paid time off
Paid holidays
+1
DRAM IP Circuit Design Intern — Analog & AI-Driven
DRAM IP Circuit Design Intern — Analog & AI-Driven

Socket.dev • Boise (ID)

On-site
USD 28,000 - 50,000
Intern - Digital IP Design Engineer, DRAM
Intern - Digital IP Design Engineer, DRAM

1000 Micron Technology, Inc. • Boise (ID)

On-site
USD 28,000 - 42,000
Medical, dental and vision plans
Paid time off
Paid holidays
+2
Intern - Digital IP Design Engineer, DRAM
Intern - Digital IP Design Engineer, DRAM

Micron Technology • Boise (ID)

On-site
USD 25,000 - 34,000
Medical, dental and vision plans
Paid time off and holidays
DRAM IP Design Engineer - RTL-to-GDS & AI Tools
DRAM IP Design Engineer - RTL-to-GDS & AI Tools

Micron Technology, Inc • Boise (ID)

On-site
USD 25,000 - 36,000
Medical, dental and vision plans
Robust paid time-off
Paid holidays
Intern - DRAM IP Circuits Design Engineer
Intern - DRAM IP Circuits Design Engineer

Micron • Boise (ID)

On-site
USD 28,000 - 41,000
Medical, dental and vision plans
Paid time off
Paid holidays
+1
Digital IP Design Intern – RTL-to-GDS
Digital IP Design Intern – RTL-to-GDS

Micron Technology, Inc • Boise (ID)

Hybrid
USD 27,000 - 40,000
Medical insurance
Dental plan
Vision plan
+2
Intern - DRAM Design Engineer
Intern - DRAM Design Engineer

Micron Technology • Boise (ID)

On-site
USD 30,000 - 41,000
Medical, dental, and vision plans
Paid time-off
Paid holidays
+1