DPU Power Architect, Infrastructure Silicon

Meta

Austin (TX)

On-site

USD 178,000 - 250,000

Full time

13 hours ago
Be an early applicant
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Job summary

Meta's Infrastructure Silicon organization seeks an experienced Power Architect to drive power modeling, analysis, and architectural optimization for DPUs powering data center workloads.

You'll influence architecture from early pathfinding through RTL and gate-level power analysis, delivering leading performance-per-watt on real workloads.

Collaborate with design, firmware, and software teams to define power-saving features and correlate pre- and post-silicon measurements.

Qualifications

  • Experience in workload analysis and abstracting power-relevant behaviors into models for architectural analysis.
  • Experience building system-level power models and power rollups from early estimates through RTL/gate-level power.
  • Experience defining or evaluating architectural power-saving features such as DVFS, power gating, and clock gating.
  • Understanding of SoC pipelines and how data movement impacts power versus performance.
  • Proficiency in programming languages for model development and automation (e.g., Python, C/C++, SystemC).

Responsibilities

  • Analyze and characterize real-world DPU software use cases to identify hardware power bottlenecks and power-relevant behaviors.
  • Build and maintain workload-driven, system-level power models and power rollups for current and future architectures, tracking accuracy from early estimates through RTL and gate-level power analysis.
  • Quantify architectural and micro-architectural trade-offs with respect to PPA, with emphasis on energy-per-transaction, power-per-bit moved, and performance-per-watt, to inform design decisions.
  • Define and drive structural power-saving architecture features, including DVFS, AVS, power gating, clock gating, activity throttling, and workload-aware policies.
  • Correlate pre-silicon power projections with post-silicon measurements and drive methodology improvements based on findings.

Skills

Python
C/C++
SystemC
Power modeling
Workload analysis
Architectural analysis

Education

Bachelor's degree in Computer Science/Engineering

Tools

Synopsys PrimePower/PTPX
Cadence Joules
Ansys PowerArtist

Job description

Meta's Infrastructure Silicon organization designs custom silicon that powers our data center infrastructure — SmartNICs/IPUs/DPUs, AI accelerators, and networking ASICs. We are seeking an experienced Power Architect to drive power modeling, analysis, and architectural power optimization of our Data Processing Unit (DPU) designs. In this role you will influence architecture and microarchitecture decisions from early path-finding through RTL/gate-level power analysis and silicon correlation, ensuring our DPUs deliver leading performance-per-watt on real data center workloads.

DPU Power Architect, Infrastructure Silicon Responsibilities:
  • Analyze and characterize real-world DPU software use cases (network virtualization, storage offload, crypto/compression, packet processing) to identify hardware power bottlenecks and power-relevant behaviors
  • Build and maintain workload-driven, system-level power models and power rollups for current and future SmartNIC/IPU/DPU architectures, tracking accuracy from early analytical estimates through RTL and gate-level power analysis
  • Quantify architectural and micro-architectural trade-offs with respect to PPA, with emphasis on energy-per-transaction, power-per-bit moved, and performance-per-watt, to inform and guide design decisions
  • Define and drive structural power-saving architecture features, including DVFS, AVS, power gating, clock gating, activity throttling, power state management, and workload-aware power policies
  • Analyze SoC pipelines and data movement paths (host-to-DPU, memory/fabric/network traffic) to understand and optimize the power-versus-performance trade-off
  • Own power budgets and provide power-delivery and thermal inputs in partnership with design, physical design, firmware, platform, and software teams
  • Correlate pre-silicon power projections with post-silicon measurements and drive methodology improvements based on findings
Minimum Qualifications:
  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
  • Experience in workload analysis and characterization, and abstracting power-relevant behaviors into models for architectural analysis
  • Experience building system-level power models and power rollups, and tracking them from early estimates through RTL/gate-level power
  • Experience defining or evaluating architectural power-saving features such as DVFS, power gating, and clock gating
  • Understanding of SoC pipelines and how data movement impacts power versus performance
  • Proficiency in programming languages for model development and automation (e.g., Python, C/C++, SystemC)
  • Experience driving analysis independently and influencing architectural direction through data
Preferred Qualifications:
  • PhD in Computer Science, Computer Engineering or Electrical Engineering
  • 15+ years of relevant industry experience in power architecture and power modeling for high-performance SoCs
  • Experience with power management firmware/software co-design, on-die power telemetry, and closed-loop power/thermal control
  • Experience with simulation/emulation environments used in ASIC development flows, including emulation-based activity capture (FSDB/SAIF) for long-window power analysis
  • Experience with low-power implementation flows, including multi-voltage/UPF power intent, retention and isolation strategies
  • Experience building or scaling power modeling and power regression infrastructure for hyperscale data center ASICs (network, storage, or AI accelerator designs)
  • Familiarity with post-silicon power measurement, telemetry, and model-to-hardware correlation methodologies
  • Experience with industry-standard power estimation and sign-off tools (e.g., Synopsys PrimePower/PTPX, Cadence Joules, Ansys PowerArtist) for power analysis and optimization
  • Familiarity with power delivery network, voltage droop/di-dt analysis, and rack/platform-level power and thermal constraints
About Meta:

Meta builds technologies that help people connect, find communities, and grow businesses. When Facebook launched in 2004, it changed the way people connect. Apps like Messenger, Instagram and WhatsApp further empowered billions around the world. Now, Meta is moving beyond 2D screens toward immersive experiences like augmented and virtual reality to help build the next evolution in social technology. People who choose to build their careers by building with us at Meta help shape a future that will take us beyond what digital connection makes possible today—beyond the constraints of screens, the limits of distance, and even the rules of physics.

Meta is proud to be an Equal Employment Opportunity and We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender, gender identity, gender expression, transgender status, sexual stereotypes, age, status as a protected veteran, status as an individual with a disability, or other applicable legally protected characteristics. We also consider qualified applicants with criminal histories, consistent with applicable federal, state and local law. Meta participates in the E-Verify program in certain locations, as required by law. Please note that Meta may leverage artificial intelligence and machine learning technologies in connection with applications for employment.

Meta is committed to providing reasonable accommodations for candidates with disabilities in our recruiting process. If you need any assistance or accommodations due to a disability, please let us know at accommodations-ext@meta.com.

$178,000/year to $250,000/year + bonus + equity + benefits

Individual compensation is determined by skills, qualifications, experience, and location. Compensation details listed in this posting reflect the base hourly rate, monthly rate, or annual salary only, and do not include bonus, equity or sales incentives, if applicable. In addition to base compensation, Meta offers benefits. Learn more about benefits at Meta.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

DPU Power Architect, Infrastructure Silicon
DPU Power Architect, Infrastructure Silicon

Meta Careers • Austin (TX)

On-site
USD 178,000 - 250,000
Bonus
Equity
Benefits
DPU IO Architect, Infrastructure Silicon
DPU IO Architect, Infrastructure Silicon

Meta • Sunnyvale (CA)

On-site
USD 178,000 - 250,000
Bonus
Equity
Benefits
DPU IO Architect, Infrastructure Silicon
DPU IO Architect, Infrastructure Silicon

Meta • Austin (TX)

On-site
USD 178,000 - 250,000
DPU Networking Architect, Infrastructure Silicon
DPU Networking Architect, Infrastructure Silicon

Meta • Austin (TX)

On-site
USD 178,000 - 250,000
Bonus
Equity
Benefits
DPU RAS and Debug Architect, Infrastructure Silicon
DPU RAS and Debug Architect, Infrastructure Silicon

Meta • Menlo Park (CA)

On-site
USD 178,000 - 250,000
DPU Networking Architect, Infrastructure Silicon
DPU Networking Architect, Infrastructure Silicon

Meta • Sunnyvale (CA)

On-site
USD 178,000 - 250,000
Hardware Engineer, Power (DC/DC)
Hardware Engineer, Power (DC/DC)

Meta • Menlo Park (CA)

On-site
USD 144,000 - 204,000
Bonus
Equity
Benefits
ASIC Engineer, Power
ASIC Engineer, Power

Meta • Austin (TX)

On-site
USD 114,000 - 172,000
Equity
Bonus
Benefits
DPU IO Architect, Infrastructure Silicon
DPU IO Architect, Infrastructure Silicon

Meta Careers • Austin (TX)

On-site
USD 178,000 - 250,000
DPU Networking Architect, Infrastructure Silicon
DPU Networking Architect, Infrastructure Silicon

Meta Careers • Austin (TX)

On-site
USD 178,000 - 250,000