CPU Verification Director – Core & Memory Architect

Cadence Design Systems

San Jose (CA)

Hybrid

USD 186,000 - 345,000

Full time

9 days ago
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Job summary

Cadence Design Systems seeks a Design Verification Architect / Director to lead the Processor Verification team in San Jose, CA, and Austin, TX. You will verify microprocessor cores and peripherals, craft verification plans, and implement testbenches and coverage monitors for highly complex CPU designs.

The role requires 17+ years in design verification, strong leadership, and deep knowledge of SystemVerilog/UVM.

Qualifications

  • 17+ years of design verification experience.
  • BS (or higher) in EE/Computer Engineering.
  • Proven experience at leading/managing team.
  • Strong managerial, leadership and interpersonal skills.
  • Excellent knowledge of computer architecture and design verification fundamentals.
  • Thorough understanding of SystemVerilog, UVM, and other programming languages to build flexible and reusable testbenches.
  • Exposure to scripting languages like Perl, Unix shell or similar languages.
  • Experience with assembly language programming required.
  • Experience with the development of fully automated flows.
  • Experience with Gate Level Simulations.
  • Excellent written and oral communication skills necessary.
  • Knowledge of processor verification required.

Responsibilities

  • Lead and run the Processor Verification team.
  • Verify microprocessor cores and their peripherals.
  • Craft verification plans and execute them for complex CPU designs.
  • Implement simulation/emulation testbenches, diagnostics, assertion checkers, and coverage monitors.
  • Record/track coverage and drive closure with cross-functional teams.
  • Coordinate with DV/Arch/Design/FW and manage a 7-10 engineer team.

Skills

Leadership
Management
Communication
Interpersonal skills
Computer architecture knowledge
SystemVerilog/UVM

Education

BS in EE/Computer Engineering

Tools

SystemVerilog
UVM
Perl
Unix shell
Formal Verification

Job description

Cadence Design Systems seeks a Design Verification Architect / Director to lead the Processor Verification team in San Jose, CA, and Austin, TX. You will verify microprocessor cores and peripherals, craft verification plans, and implement testbenches and coverage monitors for highly complex CPU designs.

The role requires 17+ years in design verification, strong leadership, and deep knowledge of SystemVerilog/UVM.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Lead CPU Verification Architect — Equity Eligible
Lead CPU Verification Architect — Equity Eligible

Cadence Design Systems • San Jose (CA)

On-site
USD 186,000 - 345,000
Paid vacation
401(k) with match
Employee stock purchase plan
+2
Lead Processor Verification Architect
Lead Processor Verification Architect

Cadence • San Jose (CA)

On-site
USD 186,000 - 345,000
Director, Processor Verification & Testbenches
Director, Processor Verification & Testbenches

Cadence • Austin (TX)

On-site
USD 186,000 - 345,000
Design Verification Architect / Director
Design Verification Architect / Director

Cadence • San Jose (CA)

On-site
USD 186,000 - 345,000
Design Verification Architect / Director
Design Verification Architect / Director

Cadence • Austin (TX)

On-site
USD 186,000 - 345,000
Design Verification Architect / Director
Design Verification Architect / Director

Cadence Design Systems • San Jose (CA)

On-site
USD 186,000 - 345,000
Paid vacation
401(k) with match
Employee stock purchase plan
+2
Principal Verification Engineer
Principal Verification Engineer

OSI Engineering • United States

Hybrid
USD 170,000 - 196,000
Senior CPU Frontend Verification Architect
Senior CPU Frontend Verification Architect

SiFive, Inc. • Austin (TX)

On-site
USD 180,000 - 260,000
Healthcare
Retirement plans
Paid time off
Senior Design Verification Engineer – CPU Subsystem
Senior Design Verification Engineer – CPU Subsystem

ALTEN • California (MO)

On-site
USD 90,000 - 130,000
Design Verification Lead - Must be local to TX,CA or MA
Design Verification Lead - Must be local to TX,CA or MA

MTK Technologies • Austin (TX)

On-site
USD 120,000 - 150,000