Analog and Mixed-Signal IC Design Engineer Intern

NeuroTechX

South San Francisco (CA)

On-site

USD 40,000 - 57,000

Full time

14 days+
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Benefits offered by this job

Excellent medical, dental, and vision
Paid holidays
Commuter benefits
Meals provided
Equity (RSUs)
401(k) plan
Parental leave
Flexible time off

Job summary

Neuralink seeks Analog and Mixed-Signal IC Design Engineer Interns in California to architect and implement innovative, energy-efficient IC solutions with compact silicon footprints. Expect meritocratic collaboration across electrical, microfabrication, chip designers, neuro and mechanical engineers to drive cutting-edge brain-machine interfaces.

The role emphasizes rigorous simulations, experimental validation, and responsibility growth in a fast-paced team dedicated to high-performance

Qualifications

  • Minimum 1 year of analog/mixed-signal CMOS circuit design experience with silicon validation
  • Experience applying technical skills outside the classroom (labs, projects, internships)
  • Analytical mindset with problem-solving and curiosity

Responsibilities

  • Define and implement analog/mixed-signal circuit architectures to meet noise, distortion, power, and cost targets
  • Define verification plan for part of an IP or chip; run simulations (power, performance, linearity, yield)
  • Design, program, and run tests; review tests and identify issues

Skills

Analog/mixed-signal IC design
Silicon validation
Analytical thinking

Tools

Verilog AMS
SystemVerilog
CMOS FinFET design

Job description

About Neuralink

We are creating devices that enable a bi-directional interface with the brain. These devices allow us to restore movement to the paralyzed, restore sight to the blind, and revolutionize how humans interact with their digital world.

Team Description

The Brain Interfaces Soc Department delivers chip architecture and silicon implementation of neural recording and stimulation system-on-chip (SoC) for high-bandwidth brain-machine interface applications. We have crafted a team of exceptional engineers whose mission is to push the frontiers of what is possible today and define the future. To accelerate our pathway to human ready brain-computer interfaces, you will have the opportunity to partner with our electrical, microfabrication, chip designers, neuro and mechanical engineers.

Job Responsibilities

We are looking for Analog and Mixed-Signal IC Design Engineer Interns who are interested in architecting and implementing innovative solutions with high energy-efficiency and compact silicon footprint and who thrive with the autonomy to propose creative approaches to problems. Neuralink strives to be, as much as possible, a meritocratic environment: we require honest and transparent communication to ensure the best ideas win out, and we believe the best solutions emerge and the best teams are created when you assemble high-performing individuals with different skill sets and perspectives, and allow them to engage in rigorous and thoughtful inquiry. We want to work with exceptional people, and, to the extent that you excel, we want you to take on more responsibility and help all of us succeed. If this speaks to you, come join us.

  • Define and implement innovative and optimal analog and mixed signal circuit architectures and transistor-level circuit solutions to achieve a variety of challenging noise, mismatch, distortion, power consumption, and cost requirements
  • Defines verification plan for a portion of IP or chip and runs complex simulations and analyses (e.g., power, performance, linearity, yield) on designs
  • Designs, programs, and runs complex tests and reviews tests of other team members; ensures bugs and other issues are identified and appropriately analyzed
Key Qualifications
  • Minimum 1 years of experience in analog/mixed-signal integrated CMOS circuit design for a specific area (e.g., delta-sigma ADC, SAR ADC, DAC, VCO, PLL, DLL, Audio CODEC and Class D audio amplifier, high speed PHY & SERDES) with a successful track record of silicon validation
  • Minimum 3 months experience of application of technical skills outside of the classroom (examples: laboratory, research, extracurricular project teams, open source contributions, volunteering, personal projects or prior internship/work experience)
  • The ideal candidates are people who get excited about building things, are highly analytical, and enjoy tackling new problems regularly
Preferred Qualifications
  • Skills in scripting and automation for complex simulation scenarios
  • Experience in lab testing of high-precision analog and mixed-signal ICs
  • Functional modeling experience and logic verification with Verilog AMS and SystemVerilog
  • Experience in design and layout with advanced CMOS FinFET technologies
  • Experience with design for high-volume production
Pay Transparency

Based on California law, the following details are for California individuals only:

California Hourly Rate

$35/hr USD

What We Offer
  • An opportunity to change the world and work with some of the smartest and most talented experts from different fields
  • Growth potential; we rapidly advance team members who have an outsized impact
  • Excellent medical, dental, and vision insurance through a PPO plan
  • Paid holidays
  • Commuter benefits
  • Meals provided
  • Equity (RSUs) *Temporary Employees & Interns excluded
  • 401(k) plan *Interns initially excluded until they work 1,000 hours
  • Parental leave *Temporary Employees & Interns excluded
  • Flexible time off *Temporary Employees & Interns excluded
Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Digital IC Design Engineer Intern
Digital IC Design Engineer Intern

NeuroTechX • South San Francisco (CA)

On-site
USD 41,000 - 55,000
Excellent medical, dental, and vision
Paid holidays
Commuter benefits
+5
Analog IC Design and Verification Engineer
Analog IC Design and Verification Engineer

Future Ventures • California (MO)

On-site
USD 125,000 - 291,000
Excellent medical, dental, and vision
Equity (RSUs)
Paid holidays
+3
Analog IC Design and Verification Engineer
Analog IC Design and Verification Engineer

NeuroTechX • South San Francisco (CA)

On-site
USD 125,000 - 291,000
Medical insurance
Dental insurance
Vision insurance
+7
Analog IC Design and Verification Engineer
Analog IC Design and Verification Engineer

Neuralink • South San Francisco (CA)

On-site
USD 125,000 - 291,000
Equity (RSUs)
Medical, dental, vision insurance
401(k) plan
Digital IC Design Engineer Intern
Digital IC Design Engineer Intern

Neuralink • South San Francisco (CA)

On-site
Medical insurance
Dental insurance
Vision insurance
+6
Analog IC Layout Engineer
Analog IC Layout Engineer

NeuroTechX • South San Francisco (CA)

On-site
USD 83,000 - 139,000
Medical insurance
Paid holidays
Commuter benefits
+5
Biomedical Engineer Intern
Biomedical Engineer Intern

NeuroTechX • South San Francisco (CA)

On-site
USD 41,000 - 55,000
Excellent medical, dental, and vision
Paid holidays
Commuter benefits
+5
Biomedical Engineer Intern
Biomedical Engineer Intern

Socket.dev • South San Francisco (CA)

On-site
USD 41,000 - 55,000
Health insurance
Commuter benefits
Meals provided
+4
Electrical Engineer Intern, Robotics and Surgery Engineering
Electrical Engineer Intern, Robotics and Surgery Engineering

Future Ventures • South San Francisco (CA)

On-site
USD 47,000 - 50,000
Medical, dental and vision insurance
Paid holidays
Commuter benefits
+5
Software Engineer Intern, Internal Apps
Software Engineer Intern, Internal Apps

Neuralink • San Francisco (CA)

On-site
USD 40,000 - 57,000
Meals provided
Healthcare benefits
Equity (RSUs)
+2