Digital Verification Engineer

Mindlance

San Diego (CA)

Vor Ort

USD 90.000 - 120.000

Vollzeit

14 Tage+

Erhalte eine Antwort von diesem Arbeitgeber

Dein Lebenslauf und dein Anschreiben, genau auf das zugeschnitten, was gesucht wird.

Schaffe es an den ATS-Filtern vorbei

Zusammenfassung

A national recruiting company is seeking an experienced verification engineer with at least 3 years of experience in Object-Oriented SystemVerilog principles using UVM methodologies. The ideal candidate will have extensive hands-on experience in verifying digital blocks, building UVM based test benches, and debugging RTL & gate-level simulations. A Bachelor's in Electrical Engineering is preferred. This role involves high quality verification and participation in multiple tapeouts.

Qualifikationen

  • 3 years minimum experience with Object-Oriented SystemVerilog principles.
  • Extensive experience in verifying digital blocks and building UVM based TB.
  • Experience in debugging RTL & gate-level simulations.

Aufgaben

  • Verify digital blocks using UVM principles.
  • Build UVM based test benches and write UVM sequences.
  • Participate in multiple tapeouts with high quality verification.

Kenntnisse

Object-Oriented SystemVerilog principles
UVM/OVM/VMM methodologies
Verifying digital blocks
Debugging RTL & gate-level simulations

Ausbildung

Bachelor's in Electrical Engineering
Master's in Electrical Engineering

Jobbeschreibung

Mindlance is a national recruiting company which partners with many of the leading employers across the country.

Job Description
  • 3 years minimum experience and working knowledge of Object-Oriented SystemVerilog principles using UVM/OVM/VMM methodologies.
  • Extensive hand‑on experience in verifying digital blocks, building UVM based TB, writing UVM sequences, constraint‑random test cases, using regModel (UVM_REG) API, drivers, monitors, scoreboard, functional coverage, assertions (SVA), simulations, regression, debug, bug reporting/tracking.
  • Experience in debugging RTL & gate‑level simulations.
  • Part of multiple tapeouts with high quality verification.
Qualifications
  • Bachelor's, Electrical Engineering Preferred; Master's, Electrical Engineering or equivalent experience.
Additional Information

To discuss on this opportunity feel free to reach Praveen and My Number is 732-630-6121 . Thanks

Hol dir deinen kostenlosen, vertraulichen Lebenslauf-Check.

oder ziehe deine Datei hierhin.

Similar jobs

Ähnliche Jobs, die dir auch gefallen könnten

Digital Verification Engineer - UVM/RTL Specialist
Digital Verification Engineer - UVM/RTL Specialist

Mindlance • San Diego (CA)

Vor Ort
USD 90.000 - 120.000
Digital Verification Engineer - UVM/RTL Specialist
Digital Verification Engineer - UVM/RTL Specialist

Mindlance • San Diego (CA)

Vor Ort
USD 90.000 - 120.000
Senior SystemVerilog Verification Engineer - UVM & RTL
Senior SystemVerilog Verification Engineer - UVM & RTL

Highbrow Technology Inc • San Jose (CA)

Vor Ort
USD 120.000 - 170.000
Senior Design Verification Engineer
Senior Design Verification Engineer

Highbrow Technology Inc • San Jose (CA)

Vor Ort
USD 120.000 - 170.000
Design Verification Engineer
Design Verification Engineer

Omnicom Production • Toponas (CO)

Vor Ort
USD 90.000 - 140.000
Engineer - Verification Sr.
Engineer - Verification Sr.

Lancesoft • El Segundo (CA)

Vor Ort
USD 150.000 - 210.000
ASIC Verification Technical-Lead Engineer
ASIC Verification Technical-Lead Engineer

Retym Israel Ltd • Austin (TX)

Vor Ort
USD 120.000 - 160.000
ASIC Verification Engineer
ASIC Verification Engineer

Mogi I/O : OTT/Podcast/Short Video Apps for you • Bastrop (TX)

Vor Ort
USD 160.000 - 180.000
ASIC Verification Technical-Lead Engineer
ASIC Verification Technical-Lead Engineer

Retym, Inc • Austin (TX)

Vor Ort
USD 120.000 - 150.000
Design Verification Lead - Must be local to TX,CA or MA
Design Verification Lead - Must be local to TX,CA or MA

MTK Technologies • Austin (TX)

Vor Ort
USD 120.000 - 150.000