Digital Signal Processing and System Validation Engineer - broadcom

OpenTalent

Wayne (CA)

On-site

USD 180,000 - 240,000

Full time

14 days+
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Benefits offered by this job

Annual bonus
Equity awards
Equity grant

Job summary

Broadcom is seeking a Digital Signal Processing and System Validation Engineer to design DSP blocks for next-generation optical data center connectivity products. You will validate the ASIC architecture pre- and post-silicon, ensuring performance, power, and cost targets are met throughout the project lifecycle.

The role requires deep DSP knowledge, Verilog coding, and experience with MATLAB/Simulink. Familiarity with front-end tools (NCVerilog, NCSIM, SimVision, SpyGlass) and DFT-friendly RTL

Qualifications

  • MS with 10+ years or PhD with 7+ years in DSP design for SerDes and data center networking.
  • Post-silicon validation experience for mixed-signal IPs.
  • Knowledge of 100G/200G/400G PAM4/NRZ trade-offs for performance, power, cost.

Responsibilities

  • Design digital signal processing blocks for SerDes and high-speed data center connectivity.
  • Validate ASIC architecture pre- and post-silicon.
  • Translate CDR and equalization architectures into Verilog for synthesis.
  • Work with Matlab/Simulink and front-end tools; support DFT-friendly RTL.

Skills

Digital signal processing
System validation
Verilog/SystemVerilog
Matlab/Simulink
High-speed SerDes
DFT/RTL debugging

Education

MS in Electrical Engineering or Computer Engineering
PhD in Electrical Engineering or Computer Engineering

Tools

Verilog-HDL/SystemVerilog
NCVerilog
NCSIM
SimVision
SpyGlass

Job description

Job Description

Broadcom is looking for a Digital Signal Processing and System Validation Engineer. In this highly visible role, you will be designing digital signal processing blocks for the next generation of optical data center connectivity products. You will be responsible for validating the ASIC architecture post and pre-silicon.

Qualifications
  • MS in Electrical Engineering or Computer Engineering with 10+ years or PhD with 7+ years of experience in digital signal processing design for SerDes and serial link high-speed data center networking.
  • Experience in post silicon validation of digital and analog mixed-signal IPs.
  • Deep understanding of ADC and analog based optical and electrical interconnect architectures such as 100G/200G/400G per lane PAM4 and NRZ design trade-offs to drive attainment on metrics such as performance, power, and cost over the project lifetime.
  • Experience translating CDR and equalization architectures into Verilog code for logic synthesis.
  • Proficient with Matlab, Simulink and Verilog-HDL/System Verilog coding.
  • Experience with front end tools such as NCVerilog, NCSIM, Simvision, Spyglass.
  • Exposure to Design for test, understanding of scan concept and writing DFT friendly RTL.
  • Experience in synthesis, CDC, static timing analysis.
  • Exposure to SDF annotated simulations with good understanding of parasitic delays.
Highly Desired Qualifications
  • Good understanding of high speed DSP applications and algorithms.
  • Prior experience of high speed ADC, FFE, DFE, CDR Adaptation algorithms for PAM4 signals.
  • Understanding of logic optimization for low power, timing margins & DFT.
  • Deep understanding of Signal Integrity and Power Integrity modeling for High Speed designs.
  • Understanding & exposure to Verilog AMS simulation, experience in behavioral models of analog circuits will be helpful.
  • Willing to work in a multifunctional role.
  • Strong written and verbal communication skills, with the specific ability to speak to various technical and management levels.
  • Proactive, collaborative and creative approach to innovation, technical development and consensus facilitation to influence optimal project results.
  • Excellent time and task management, and interpersonal skills.
Compensation and Benefits

As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Digital Signal Processing and System Validation Engineer
Digital Signal Processing and System Validation Engineer

Broadcom Inc. • San Jose (CA), Northern (KY)

Hybrid
USD 180,000 - 260,000
Digital Signal Processing and System Validation Engineer
Digital Signal Processing and System Validation Engineer

Broadcom Inc. • Wayne (CA)

On-site
USD 170,000 - 250,000
Medical, dental and vision plans
401(k) with company matching
Employee stock purchase program
Digital Signal Processing and System Validation Engineer
Digital Signal Processing and System Validation Engineer

Broadcom • San Jose (CA)

On-site
USD 250,000 - 350,000
Silicon Design and Validation Engineer
Silicon Design and Validation Engineer

Broadcom Inc. • Wayne (CA)

On-site
USD 120,000 - 192,000
Medical, dental, and vision plans
401(k) with company matching
Paid holidays and sick leave
+1
Senior DSP & Validation Engineer - High-Speed Optics
Senior DSP & Validation Engineer - High-Speed Optics

Broadcom • San Jose (CA)

On-site
USD 250,000 - 350,000
Senior Serdes System Design Engineer/Architect
Senior Serdes System Design Engineer/Architect

Broadcom Inc. • Austin (TX)

On-site
USD 144,000 - 230,000
Discretionary bonus
Equity grants
401(k) matching
+1
DSP & System Validation Engineer: High-Speed Optical ASIC
DSP & System Validation Engineer: High-Speed Optical ASIC

OpenTalent • Wayne (CA)

On-site
USD 180,000 - 240,000
Annual bonus
Equity awards
Equity grant
High-Speed DSP & Validation Engineer for Data Center ASIC
High-Speed DSP & Validation Engineer for Data Center ASIC

Broadcom Inc. • Wayne (CA)

On-site
USD 170,000 - 250,000
Medical, dental and vision plans
401(k) with company matching
Employee stock purchase program
Senior DSP & Validation Engineer - High-Speed Data Center
Senior DSP & Validation Engineer - High-Speed Data Center

Broadcom Inc. • San Jose (CA), Northern (KY)

Hybrid
USD 180,000 - 260,000
R&D IC Design Engineer
R&D IC Design Engineer

Broadcom Inc. • Irvine (CA)

On-site
USD 160,000 - 210,000
Medical/dental/vision
401(k) with company match
ESPP
+3