DFT Engineers

American IT Systems

Santa Clara (CA)

On-site

USD 150,000 - 190,000

Full time

9 days ago
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

American IT Systems in Santa Clara, CA, is seeking a seasoned DFT/ATPG engineer with 5+ years hands-on experience in DFT and ATPG for SoC or ASIC designs.

You will specialize in scan-based testing, clock DFT, MBIST architectures, IO test methodologies, and use industry-standard DFT/ATPG EDA tools to debug complex failures.

This role requires strong analytical and communication skills to collaborate in fast-paced semiconductor programs and deliver high-performance test solutions.

Qualifications

  • 5+ years of hands-on experience in DFT and ATPG for SoC or ASIC designs.
  • Strong understanding of DFT fundamentals including controllability, observability, and scan-based testing.
  • Proven expertise in ATPG pattern generation, analysis, and debug.
  • Experience with MBIST, including memory test architectures and diagnostics.
  • Knowledge of IO Test methodologies for interface and pin level validation.
  • Solid understanding of clock DFT and clock verification concepts.
  • Strong grasp of digital design and RTL fundamentals.
  • Experience with industry standard DFT/ATPG EDA tools.
  • Ability to work effectively in fast paced, high performance semiconductor programs.
  • Strong analytical, problem solving, and communication skills.

Skills

DFT fundamentals
ATPG pattern generation
MBIST
IO test methodologies
Clock DFT
RTL design basics
DFT/ATPG tools
SoC/ASIC testing
Analytical skills
Communication skills

Tools

DFT/ATPG EDA tools

Job description

  • 5+ years of hands-on experience in DFT and ATPG for SoC or ASIC designs
  • Strong understanding of DFT fundamentals including controllability, observability, and scan-based testing
  • Proven expertise in ATPG pattern generation, analysis, and debug
  • Experience with MBIST, including memory test architectures and diagnostics
  • Knowledge of IO Test methodologies for interface and pin level validation
  • Solid understanding of clock DFT and clock verification concepts
  • Strong grasp of digital design and RTL fundamentals
  • Experience with industry standard DFT/ATPG EDA tools
  • Ability to work effectively in fast paced, high performance semiconductor programs
  • Strong analytical, problem solving, and communication skills
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

DFT Engineer
DFT Engineer

Equitasitinc • California (MO)

On-site
USD 120,000 - 180,000
DFT Engineer
DFT Engineer

Synstack Technologies • California (MO)

On-site
USD 110,000 - 170,000
DFT Engineer
DFT Engineer

Apetan Consulting LLC • Santa Clara (CA)

On-site
USD 120,000 - 180,000
DFT Engineers
DFT Engineers

H R PUNDITS INC • Santa Clara (CA)

On-site
USD 100,000 - 130,000
DFT Engineer ( 5+ years )
DFT Engineer ( 5+ years )

Quest Global • Mountain View (CA)

On-site
USD 110,000 - 140,000
DFT Engineer
DFT Engineer

5 Star Recruitment • Austin (TX)

On-site
USD 100,000 - 130,000
DFT Engineer
DFT Engineer

Riana Technologies • Santa Clara (CA)

On-site
USD 120,000 - 180,000
DFT Engineer
DFT Engineer

Quest Global • Santa Clara (CA)

On-site
USD 140,000 - 190,000
DFT Engineer
DFT Engineer

Mirafra Technologies • San Jose (CA)

On-site
USD 120,000 - 180,000
DFT Engineer
DFT Engineer

QFocus Technologies LLC • Sunnyvale (CA), Northern (KY)

Hybrid
USD 140,000 - 210,000