Enable job alerts via email!

Design Verification Engineer

Skybeyo

Sunnyvale (CA)

On-site

USD 150,000 - 200,000

Full time

30+ days ago

Boost your interview chances

Create a job specific, tailored resume for higher success rate.

Job summary

Join a dynamic team at a forward-thinking company where you can leverage your expertise in PCIe protocols and emulation. This role is perfect for tech-savvy individuals who thrive on challenges and are eager to work on cutting-edge software development projects. You'll be responsible for analyzing netlists, contributing to emulation efforts, and ensuring the integrity of complex memory subsystems. If you're passionate about design and technology, this opportunity will allow you to make a significant impact while advancing your career in a supportive environment. Don't miss out on this chance to elevate your professional journey!

Qualifications

  • Strong knowledge of PCIe gen 5 and 6 protocols is essential.
  • Experience in analyzing netlists and VCS compile flow is crucial.

Responsibilities

  • Analyze and bring up PCIe subsystems in emulation.
  • Understand memory subsystems like HBM and DDR.

Skills

PCIe protocol knowledge
BIOS/Linux kernel knowledge
Emulation experience
Memory subsystem understanding
Netlist analysis
VCS compile flow
System Verilog understanding

Job description

Get AI-powered advice on this job and more exclusive features.

This range is provided by Skybeyo. Your actual pay will be based on your skills and experience — talk with your recruiter to learn more.

Base pay range

$50.00/hr - $50.00/hr

Job Responsibilities
  1. Strong knowledge of PCIe protocol gen 5 and 6.
  2. Knowledge of BIOS/Linux kernel is preferable.
  3. Highly preferable if independently brought up PCIe subsystem in Emulation.
  4. Basic understanding of Memory subsystem like HBM, DDR.
  5. Any direct experience bringing up these interfaces in emulation is highly desirable.
  6. Extremely strong in analyzing Netlists.
  7. VCS compile flow and strong understanding of System Verilog.
Seniority level

Mid-Senior level

Employment type

Contract

Job function

Design

Industries

Software Development

Get your free, confidential resume review.
or drag and drop a PDF, DOC, DOCX, ODT, or PAGES file up to 5MB.

Similar jobs

Design Verification Engineer (eInfochips Inc.)

eInfochips, Inc

Massachusetts

Remote

USD 150,000 - 180,000

Yesterday
Be an early applicant

Design Verification Engineer

Lumicity

San Francisco

On-site

USD 114,000 - 166,000

13 days ago

Design Verification Engineer

Eximietas Design

San Jose

On-site

USD 133,000 - 187,000

12 days ago

Design Verification Engineer IV

Arrow Electronics

Mountain View

On-site

USD 107,000 - 184,000

4 days ago
Be an early applicant

Design Verification Engineer

Apple Inc.

Cupertino

On-site

USD 151,000 - 215,000

5 days ago
Be an early applicant

Design Verification Engineer

YOH Services LLC

Santa Clara

On-site

USD 150,000 - 200,000

4 days ago
Be an early applicant

Design Verification Engineer IV

Arrow Electronics Australia Pty Ltd

Mountain View

On-site

USD 107,000 - 184,000

3 days ago
Be an early applicant

Design Verification Engineer

DreamBig Semiconductor Inc.

San Jose

On-site

USD 114,000 - 213,000

13 days ago

Design Verification Engineer

Cisco

San Jose

On-site

USD 133,000 - 187,000

17 days ago