Enable job alerts via email!

Design Verification Engineer

Apple Inc.

Cupertino (CA)

On-site

USD 151,000 - 215,000

Full time

3 days ago
Be an early applicant

Boost your interview chances

Create a job specific, tailored resume for higher success rate.

Job summary

Apple Inc. seeks a verification engineer in Cupertino, CA. The role involves developing test methodologies for next-gen CPU & SOC designs. Candidates must have a Master's in Electrical or Computer Engineering, with expertise in SystemVerilog, UVM, and C++. Apple offers a robust compensation package including salary and stock options.

Benefits

Comprehensive medical and dental coverage
Retirement benefits
Education reimbursement
Employee stock purchase plan
Discounts on products and services

Qualifications

  • Master's degree or foreign equivalent required.
  • Experience with SystemVerilog, UVM, and Verilog required.
  • Familiarity with C/C++ and Python scripting is a plus.

Responsibilities

  • Develop test plans and coverage plans for CPU & SOC.
  • Communicate with design teams to understand use cases.
  • Triage regressions, track bugs, and analyze coverage.

Skills

Test bench development
Object-oriented methodology
SystemVerilog
UVM
Computer Architecture
C/C++ debugging
Python scripting
Verilog knowledge
Version control (git)

Education

Master’s degree in Electrical Engineering
Master’s degree in Computer Engineering

Job description

Cupertino, California, United States Hardware

Description

APPLE INC has the following available in Cupertino, California and various unanticipated locations throughout the USA. Work with the designer to understand the specification document. Work with a designer to work on bugs and help to fix the issue. Review design and architecture specifications and work closely with the design & micro-architecture team. Understand the functional & performance goals of the design and use this knowledge to test effectively. Develop test plans, tests & coverage plans, as well as define our next-generation verification methodology & test benches. Communicate and collaborate with design, architecture, and software to understand the use cases and corner conditions and drive test cases. Run and triage regressions, track bugs, and analyze coverage to achieve top results. Advanced knowledge of CPU & SOC architecture & design and in-depth knowledge of verification flow. Knowledge of industry-standard interfaces, a good understanding of Verilog, Verilog simulator, and debugging. 40 hours/week. At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $151,091 - $214,500/yr and your base pay will depend on your skills, qualifications, experience, and location.PAY & BENEFITS: Apple employees also have the opportunity to become an Apple shareholder through participation in Apple’s discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple’s Employee Stock Purchase Plan. You’ll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses — including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits: https://www.apple.com/careers/us/benefits.html.Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.

Minimum Qualifications
  • Master’s degree or foreign equivalent in Electrical Engineering, Computer Engineering or related field.
  • Experience and/or education must include the following:
  • Utilizing object-oriented methodology for test bench development.
  • Utilizing SystemVerilog and UVM for test-bench development.
  • Experience using Verilog for RTL design and debug.
  • Experience with Computer Architecture.
  • Experience with low-level languages like C/C++ to develop and debug test environments.
  • Exposure to scripting languages like Python.
  • Familiarity with version control systems like git for code development.
  • Experience in exercising design simulators to exercise the design under test.
Preferred Qualifications
  • N/A

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant .

Get your free, confidential resume review.
or drag and drop a PDF, DOC, DOCX, ODT, or PAGES file up to 5MB.

Similar jobs

Design Verification Engineer

Sintegra Inc.

Sunnyvale null

On-site

On-site

USD 114,000 - 166,000

Full time

2 days ago
Be an early applicant

Design Verification Engineer

CyberCoders

Sunnyvale null

On-site

On-site

USD 180,000 - 280,000

Full time

Today
Be an early applicant

Wireless PHY Design Verification Engineer

Apple Inc.

Sunnyvale null

On-site

On-site

USD 175,000 - 313,000

Full time

Today
Be an early applicant

Design Verification Engineer, Senior Staff

d-Matrix

Santa Clara null

Hybrid

Hybrid

USD 150,000 - 200,000

Full time

Today
Be an early applicant

Design Verification Engineer (eInfochips Inc)

Arrow Electronics Australia Pty Ltd

Sunnyvale null

Hybrid

Hybrid

USD 160,000 - 185,000

Full time

6 days ago
Be an early applicant

Design Verification Engineer

Qualcomm

Santa Clara null

Hybrid

Hybrid

USD 151,000 - 162,000

Full time

2 days ago
Be an early applicant

Design Verification Engineer

Sintegra

Sunnyvale null

On-site

On-site

USD 114,000 - 166,000

Full time

8 days ago

Design Verification Engineer

Tara Technical Solutions (TTS)

San Francisco null

On-site

On-site

USD 145,000 - 225,000

Full time

12 days ago

Design Verification Engineer

LanceSoft, Inc.

San Jose null

On-site

On-site

USD 200,000 - 250,000

Full time

12 days ago