Design Verification Engineer

LanceSoft, Inc.; San Jose (CA); On-site; USD 200,000 - 250,000; Full time

Job summary

LanceSoft, Inc. is hiring for a Design Verification Engineer role focused on the functional verification of complex ASICs and IP cores within a cohesive team environment. The ideal candidate will have extensive experience in UVM design verification methodology, collaborating closely with hardware teams to ensure robust chip designs. This position offers competitive pay and comprehensive benefits for qualified candidates.

Benefits

Four options of medical Insurance

Dental and Vision Insurance

Critical Illness Insurance

Voluntary Permanent Life Insurance

Other Employee Perks

Qualifications

• 10-15 years solid experience in UVM design verification.
• Strong knowledge of DV tools and methodologies.
• Deep technical background in ASICs & SOC verification.

Responsibilities

• Create and implement a verification plan.
• Develop and execute test cases for chip design.
• Analyze and report verification results.

Skills

UVM design verification

Test plan development

Collaboration with hardware design

Code coverage and debugging

Tools

Cadence Verification tools

Synopsys Verification tools

Verdi

System Verilog

Job description

Get AI-powered advice on this job and more exclusive features.

This range is provided by LanceSoft, Inc.. Your actual pay will be based on your skills and experience — talk with your recruiter to learn more.

Base pay range

$85.00/hr - $107.00/hr

Direct message the job poster from LanceSoft, Inc.

Lead-US Staffing(Semiconductor)::Hiring - Physical design Engineers II Design Verification Engineers II DFT Engineers II Embedded/Firmware EngineerII…

Pay rate range:$85/hr to $107/hr

Job Description:

Job Duties:

JOB DUTIES: Participate in the functional verification of a block(s) of complex ASICs and/or IP cores for an I/O SOC. Be part of a team of design verification team , working closely with other team members to understand and verify the functionality of a given design element within the context of the block, chip and overall system. Candidate will be participating in the UVM testbench development, test plan & verification of a Complex SOC

Responsibilities:

• Create and implement a verification plan.

• Develop and execute test cases to ensure the functionality, performance, and reliability of the chip design.

• Collaborate with the hardware design team to identify and resolve issues.

• Work in a UVM environment.

• Use of Assertions, and randomized and direct tests.

• Code coverage and debugging.

• Analyze and report on verification results.

Qualifications:

• 10-15 years of solid experience in UVM design verification

• Strong knowledge of UVM verification, DV tools & methodologies

• Deep technical background in AISC & SOC verification.

• Experience with CPUs & high speed I/Os

• Experience with Cadence or Synopsys Verification tools & Verdi

• Solid experience in System verilog

Employee Benefits:

At LanceSoft, full time regular employees who work a minimum of 30 hours a week or more are entitled to the following benefits:

• Four options of medical Insurance

• Dental and Vision Insurance

• Critical Illness Insurance

• Voluntary Permanent Life Insurance

• Other Employee Perks

About LanceSoft

LanceSoft is rated as one of the largest staffing firms in the US by SIA. Our mission is to establish global cross-culture human connections that further the careers of our employees and strengthen the businesses of our clients. We are driven to use the power of our global network to connect businesses with the right people, and people with the right businesses without bias. We provide Global Workforce Solutions with a human touch.

EEO Employer

LanceSoft is a certified Minority Business Enterprise (MBE) and an equal opportunity employer. We prohibit discrimination and harassment of any kind based on race, color, sex, religion, sexual orientation, national origin, disability, genetic information, pregnancy, or any other protected characteristic as outlined by federal, state, or local laws.

This policy applies to all employment practices within our organization, including hiring, recruiting, promotion, termination, layoff, recall, leave of absence, compensation, benefits, training, and apprenticeship. LanceSoft makes hiring decisions based solely on qualifications, merit, and business needs at the time.

Want to read more about LanceSoft?

Click here to visit our website - www.lancesoft.com

Seniority level

• Seniority level

  Not Applicable

Employment type

• Employment type

  Contract

Job function

• Industries

  Semiconductor Manufacturing and Manufacturing

Referrals increase your chances of interviewing at LanceSoft, Inc. by 2x

Sign in to set job alerts for “Design Verification Engineer” roles.

Design Verification Engineer (University Grad)

Sunnyvale, CA $114,000.00-$133,000.00 1 week ago

Sunnyvale, CA $114,000.00-$166,000.00 2 weeks ago

Mountain View, CA $132,000.00-$189,000.00 2 weeks ago

Sunnyvale, CA $114,000.00-$166,000.00 2 weeks ago

ASIC Design Verification I (Full Time) United States

San Jose, CA $92,500.00-$115,500.00 22 hours ago

San Jose, CA $149,600.00-$214,100.00 2 weeks ago

Santa Clara, CA $138,452.00-$190,000.00 21 hours ago

SOC Verification and Methodology Engineer

Sunnyvale, CA $114,000.00-$166,000.00 2 weeks ago

Mountain View, CA $107,900.00-$242,000.00 19 hours ago

San Jose, CA $133,300.00-$186,800.00 12 hours ago

Sunnyvale, CA $142,000.00-$203,000.00 2 weeks ago

Design Verification Engineer (Fulltime role only)

Mountain View, CA $107,900.00-$242,000.00 3 days ago

Mountain View, CA $220,000.00-$270,000.00 2 weeks ago

Sunnyvale, CA $173,000.00-$249,000.00 2 weeks ago

CPU Verification Engineer (Multiple Locations)

San Jose, CA $133,300.00-$186,800.00 3 days ago

We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.