Enable job alerts via email!

Design Verification Engineer (eInfochips Inc)

Arrow Electronics Australia Pty Ltd

Sunnyvale (CA)

Hybrid

USD 160,000 - 185,000

Full time

Yesterday
Be an early applicant

Boost your interview chances

Create a job specific, tailored resume for higher success rate.

Job summary

A leading company in product engineering and semiconductor design is seeking a Design Verification Engineer to join their team in Sunnyvale. The role involves developing verification plans, creating testbenches, and ensuring coverage closure for complex hardware designs. The ideal candidate will have over 8 years of experience with SystemVerilog and UVM methodology, along with strong debugging skills. Competitive salary and comprehensive benefits offered.

Benefits

Health insurance
401k with matching
Disability insurance
HSA/HRA options
Paid time off
Tuition reimbursement
Growth opportunities

Qualifications

  • Minimum 8 years of experience in SystemVerilog and C++/C.
  • Extensive experience in UVM methodology.
  • Strong debugging and assertion coding skills.

Responsibilities

  • Develop and execute verification plans for complex hardware designs.
  • Create and maintain testbenches using SystemVerilog and UVM.
  • Perform stress testing and analyze simulation results.

Skills

SystemVerilog
C++
C
UVM methodology
Scripting languages
Debugging
Communication skills

Tools

Version control systems
Bug tracking tools

Job description

Position:
Design Verification Engineer (eInfochips Inc)
Job Description:

Role: Design Verification Engineer

Location: Sunnyvale, CA (Hybrid - 3 days onsite)

Experience: 8+ Years

Job Responsibilities:
  • Develop and execute verification plans for complex hardware designs.
  • Create and maintain testbenches using SystemVerilog and UVM.
  • Develop test components such as BFMs, drivers, monitors, and scoreboards.
  • Perform stress and corner case testing, debug failures, and analyze simulation results.
  • Ensure coverage closure and verification sign-off.
  • Collaborate with design and architecture teams to ensure verification completeness.
Qualifications:
  • Minimum 8 years of experience in SystemVerilog HVL and C++/C.
  • Extensive experience in UVM methodology.
  • Proficiency in scripting languages such as Make, Perl, or Python.
  • Understanding of DSP concepts is a plus.
  • Experience with version control systems like Subversion and bug tracking tools like Bugzilla is a plus.
  • Strong debugging and assertion coding skills.
  • Good communication skills for reporting progress to customers.
Benefits:

Competitive salary ranging from $160,000 to $185,000 annually, along with comprehensive benefits including health insurance, 401k with matching, disability insurance, HSA/HRA options, paid time off, tuition reimbursement, and growth opportunities.

About eInfochips:

eInfochips, an Arrow company, is a global leader in product engineering and semiconductor design services, with over two decades of experience and numerous industry partnerships. Visit www.einfochips.com for more information.

Location:
US-MA-Massachusetts (Remote)
Time Type:
Full time
Job Category:
Engineering Services
EEO Statement:

Arrow is an equal opportunity employer. All applicants will be considered without regard to race, color, religion, gender, age, sexual orientation, gender identity, national origin, veteran, or disability status.

Get your free, confidential resume review.
or drag and drop a PDF, DOC, DOCX, ODT, or PAGES file up to 5MB.