Design Verification

Apple Inc.

Cupertino, Northern (CA, KY)

On-site

USD 150,000 - 225,000

Full time

3 days ago
Be an early applicant
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Employee stock purchase plan
Restricted stock units (RSU)
Medical and dental coverage
Tuition reimbursement

Job summary

Apple Inc. is seeking a verification engineer to join the Display Technologies team in Cupertino.

You will design and maintain scalable SystemVerilog UVM based test benches for SOC and sub-system verification and collaborate with RTL designers to validate next-generation Apple products. The role involves developing verification strategies, updating environment scripts in Python, and creating coverage models to ensure 100% coverage goals are met.

Qualifications

  • Master’s degree in Electrical and Computer Engineering or related field.
  • Experience with Verilog/SystemVerilog for testbench development.
  • Proven ability to create testplans and coverage plans.
  • C/C++ used for reference models or checkers.
  • Scripting in Perl, Python, or Tcl for regression automation.
  • Knowledge of Digital Electronics and RTL concepts.
  • Experience with simulators and waveform viewers.

Responsibilities

  • Develop verification strategies and UVM-based test benches.
  • Update Python scripts to support new test configurations.
  • Create and maintain coverage models and metrics.
  • Run RTL and gate-level simulations and analyze failures.
  • File bug reports and coordinate with RTL designers.
  • Build automated regressions and document test plans.

Skills

Verilog
SystemVerilog
Testbench
Python
C/C++
Debugging

Education

Master’s degree in Electrical and Computer Engineering

Tools

SimVision
Verilog simulators
UVM

Job description

Cupertino, California, United States Hardware

Imagine what you can do here. Apple is a place where extraordinary people gather to do their lives best work. Together we create products and experiences people once couldn't have imagined, and now, can't imagine living without. It's the diversity of those people and their ideas that inspires the innovation that runs through everything we do.

Description

APPLE INC has the following available in Cupertino, California and various unanticipated locations throughout the USA. Work with RTL designers and architects to understand and review specifications and architecture and extract features as part of the verification team supporting Apple's Display Technologies portfolio for the next-generation of Apple products. Develop verification strategies, including test plans and coverage requirements to cover the functional and performance requirements of the design. Design, implement, and maintain scalable and re-usable SystemVerilog UVM based test-benches for SOC and sub-system level verification. Update environment scripts (Python) to support new test configurations. Write and maintain test cases using directed/constrained random test generation and assertion-and formal-based verification. Create coverage models and tracking coverage metrics to ensure 100% coverage goals are met. Run RTL and gate-level simulations investigating failures from daily/nightly simulations run at chip/block level, using log analysis and waveform tools (lndago/SimVision) to review them with the RTL designers and file bug reports as appropriate. Build and maintain automated regressions; Coordinate with architects/designers for end-to-end validation; Create and maintain up-to-date documentation for test plans, attributes, and verification environment. Support scripted automation flows as needed to enhance the verification methodology. 40 hours/week. At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $150,400 - $225,300/yr and your base pay will depend on your skills, qualifications, experience, and location.PAY & BENEFITS: Apple employees also have the opportunity to become an Apple shareholder through participation in Apple’s discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple’s Employee Stock Purchase Plan. You’ll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses — including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits: https://www.apple.com/careers/us/benefits.html.Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.

Minimum Qualifications
  • Master’s degree or foreign equivalent in Electrical and Computer Engineering or related field.
  • Experience and/or education must include:
  • Using Verilog and SystemVerilog for testbench and constrained random test development to build the verification infrastructure.
  • Testplan and coverage plan development in order to plan the test scenarios and the features that need to be covered.
  • Using C or C++ to be used for reference model or checker development to check the correctness of the design behavior.
  • Perl, Python, or tcl scripting to set up the regression automation flow which facilitates running test suites.
  • Knowledge of Digital Electronics and RTL design concepts to understand the design microarchitecture.
  • Experience with simulators and waveform viewers for running tests, debugging digital designs and finding bugs.
  • Understanding and knowledge of writing System Verilog Assertions (SVA) for simulations-based and formal verification to be used for checker development.
Preferred Qualifications
  • N/A

This position is not subject to the application limits.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant

At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.

Learn about accessibility in Apple’s workplace

Learn about reasonable accommodations for job applicants

Apple accepts applications to this posting on an ongoing basis.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Design Verification
Design Verification

Apple • Cupertino (CA)

On-site
USD 174,000 - 225,000
CPU Top-Level Design Verification Engineer
CPU Top-Level Design Verification Engineer

Apple Inc. • Santa Clara (CA)

On-site
USD 129,000 - 195,000
Stock programs
Relocation assistance
Medical & dental coverage
Design Verification Engineer
Design Verification Engineer

Apple • Los Angeles (CA)

On-site
USD 120,000 - 182,000
Comprehensive medical and dental coverage
Employee stock programs
Tuition reimbursement for education
Design Verification Engineer
Design Verification Engineer

Apple Inc. • San Francisco (CA)

On-site
USD 129,000 - 226,000
Design Verification Engineer
Design Verification Engineer

Apple Inc. • Sunnyvale (CA)

On-site
USD 150,000 - 278,000
Medical and dental coverage
Stock plan eligibility
Relocation assistance
+1
Design Verification Engineer
Design Verification Engineer

Apple Inc. • Cupertino (CA)

On-site
USD 126,800 - 190,900
Comprehensive medical and dental coverage
Retirement benefits
Discounted products and services
+1
Design Verification Engineer
Design Verification Engineer

Apple Inc. • Santa Clara (CA), Northern (KY)

On-site
USD 150,000 - 278,000
Design Verification Engineer
Design Verification Engineer

Socket.dev • Waltham (MA)

On-site
USD 149,700 - 249,500
Design Verification Engineer
Design Verification Engineer

Apple Inc. • San Diego (CA)

On-site
USD 175,000 - 309,000
Employee stock programs
Relocation assistance
Bonuses/Commission
+1
Design for Test Engineer
Design for Test Engineer

Apple Inc. • Cupertino (CA)

On-site
USD 147,000 - 218,000
Stock-based compensation programs
Education reimbursement
Medical and dental coverage
+3