Design Verification Engineer

Apple Inc.; San Francisco (CA); On-site; USD 129,300 - 225,300; Full time

Job summary

Apple is seeking a digital‑focused DV engineer to enable first silicon for IP designs in the San Francisco Bay Area. You will drive pre‑silicon verification, establish DV methodology, develop test plans and environments, and sign‑off for RTL tape‑out.

The role emphasizes SystemVerilog/UVM and scalable DV infrastructure for IP/SoC verification. Responsibilities include creating test plans, stress testing with SystemVerilog/UVM, debugging regressions, and using modern verification tools.

Qualifications

• Minimum requirement of a bachelor's degree.
• Preferred BS degree in a technical subject with 3+ years of relevant industry experience or equivalent.

Responsibilities

• Study design specification and create test plans.
• Develop infrastructure in SystemVerilog/UVM to stress the design.
• Develop and fix failures from regressions, close bugs.
• Use LLMs to do verification efficiently.

Skills

SystemVerilog

UVM

Test benches

C/C++

Python

Perl

TCL

PCIe

USB

DDR

Formal verification

UPF

Waveform viewers

Automation scripting

Education

Bachelor's degree

Job description

San Francisco Bay Area, California, United States Hardware

This role is for a digital‑focused DV engineer who will enable us to produce fully functional first silicon for IP designs. The responsibilities include all phases of pre‑silicon verification including establishing DV methodology, test‑plan development, verification environment development (stimulus and checkers), test‑writing, debugging, coverage, and sign‑off for RTL freeze and tape‑out.

Description

In this role, you will be responsible for ensuring bug‑free first silicon for part of the SoC / IP and are encouraged to develop detailed test and coverage plans based on the micro‑architecture. You are responsible for developing verification methodology suitable for the IP, ensuring a scalable and portable environment. You will get to develop verification environment, including all the respective components such as stimulus, checkers, assertions, trackers, coverage. Furthermore, you will learn to develop verification plans for all features under your care, execute verification plans, including design bring‑up, DV environment bring‑up, regression enabling all features under your care, and debug of the test failures. You will also learn to develop block, IP and SoC level test‑benches, track and report DV progress using a variety of metrics, including bugs and coverage.

Responsibilities

• Study design specification and create test plans.
• Develop infrastructure in SystemVerilog/UVM to stress the design.
• Develop and fix failures from regressions, close bugs.
• Use LLMs to do verification efficiently.

Minimum Qualifications

• Minimum requirement of a bachelor's degree.

Preferred Qualifications

• BS degree in a technical subject area and a minimum of 3 years relevant industry experience or equivalent strongly preferred.
• Deep knowledge of SystemVerilog and UVM.
• Deep knowledge in developing scalable and portable test‑benches.
• Proven experience with verification methodologies and tools such as simulators and waveform viewers.
• Build and run automation, coverage collection, gate level simulations.
• Some UVM knowledge, C/C++ level knowledge.
• Deep experience with serial protocols such as PCIe or USB, parallel protocol such as DDR.
• Basic knowledge of formal verification methodology.
• Some experience with power‑aware (UPF) or similar verification methodology.
• Knowledge of one of the scripting languages such as Python, Perl, or TCL.

At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $129,300 and $225,300, and your base pay will depend on your skills, qualifications, experience, and location.

Apple employees also have the opportunity to become an Apple shareholder through participation in Apple’s discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple’s Employee Stock Purchase Plan. You’ll also receive benefits including comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses — including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits.

Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant.

At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.

Learn about accessibility in Apple’s workplace.

Learn about reasonable accommodations for job applicants.