Design Engineering Director

CADENCE US

Austin (TX)

On-site

USD 140,000 - 210,000

Full time

3 days ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Cadence Design Systems, Inc. in Austin, TX seeks an experienced Front End Design engineer to lead RTL design projects. You will mentor a team of RTL design engineers and drive microarchitectural features for IPs and subsystems, ensuring PPA goals are met.

The role requires hands-on RTL development in Verilog/SystemVerilog/VHDL and oversight of pre-silicon verification, including Lint, CDC, FV, and quality checks, with collaboration across DV, PD, architecture, and firmware teams.

Qualifications

  • 10+ years of Front End design and/or verification in semiconductor industry.
  • Experience in leading and managing complex engineering projects.
  • Rich experience in IP creation and/or SoC and IP integration.
  • Expert in RTL design (Verilog), simulators/debuggers.
  • Hands on experience in Synthesis, SDC creation and support PD and STA teams.

Responsibilities

  • Technical Leadership: Guide and mentor a team of RTL design engineers.
  • Design & Microarchitecture: Define and develop microarchitectural features for IPs and subsystems.
  • RTL Development: Write, debug, and optimize RTL code in Verilog, SystemVerilog, or VHDL.

Skills

Front End design
RTL design
Leadership
SoC/IP integration
Verilog/SystemVerilog/VHDL
Synthesis/PD/STA

Education

BS/MS Engineering or Computer Sciences

Tools

Cadence Front End Toolset
Simulators

Job description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Cadence Solutions (North America) team is looking for an experienced candidate to lead Front End Design projects. This is a challenging and rewarding opportunity is for a highly motivated engineer with a passion for innovation and a proven track record of success in the semiconductor industry.

Responsibilities
  • Technical Leadership: Guide and mentor a team of RTL design engineers, fostering a collaborative and innovative environment.
  • Design & Microarchitecture: Define and develop microarchitectural features for IPs and subsystems, ensuring they meet PPA goals.
  • RTL Development: Write, debug, and optimize RTL code in Verilog, SystemVerilog, or VHDL to create complex digital logic.
  • Verification & Signoff: Oversee pre-silicon verification activities, including Lint, Clock Domain Crossing (CDC), Formal Verification (FV), and other quality checks.
  • Collaboration: Work closely with cross-functional teams, including Design Verification (DV), Physical Design (PD), Architecture, and firmware engineers, to ensure successful delivery.
Qualifications
  • *10+ years of Front End design and/or verification with a BS/MS Engineering or Computer Sciences
  • *Proven experience in leading and managing complex engineering projects
  • *Rich experience in IP creation and/or SoC and IP (CPU, Memory, Interface) integration
  • *Expert in RTL design (Verilog), simulators debuggers
  • *Hands on Experience in Synthesis, SDC creation and support PD and STA teams.
  • *Experience in driving results in multi-disciplinary organization
Desirable

A Self-motivated person with good communication and design management skills Experience with Cadence front end toolset. We’re doing work that matters.

We’re doing work that matters. Help us solve what others can’t. We’re doing work that matters. Help us solve what others can’t.

Additional Jobs Equal Employment Opportunity Policy

Cadence is committed to equal employment opportunity throughout all levels of the organization. Read the policy(opens in a new tab)

We welcome your interest in the company and want to make sure our job site is accessible to all. If you experience difficulty using this site or to request a reasonable accommodation, please contact staffing@cadence.com.

Privacy Policy: Job Applicant If you are a job seeker creating a profile using our careers website, please see the privacy policy(opens in a new tab).

E-Verify Cadence participates in the E-Verify program in certain U.S. locations as required by law. Download More Information on E-Verify (64K)

Cadence plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences.

Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For.

Our shared passion for solving the world’s toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence.

Cadence is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Group Director, Design Engineering - Front End
Group Director, Design Engineering - Front End

Cadence Design Systems • Austin (TX)

On-site
USD 180,000 - 260,000
Lead Design Engineer
Lead Design Engineer

Cadence Design Systems, Inc. • Austin (TX)

On-site
USD 120,000 - 180,000
Lead Design Engineer
Lead Design Engineer

Cadence Design Systems • Cary (NC)

On-site
USD 120,000 - 180,000
RTL2GDS Lead AE
RTL2GDS Lead AE

Cadence Design Systems • San Jose (CA)

On-site
USD 106,000 - 198,000
401(k) plan with employer match
Employee stock purchase plan
Medical, dental and vision plan
+1
Physical Design and Signoff, Sr. Principal AE
Physical Design and Signoff, Sr. Principal AE

Cadence Design Systems • San Jose (CA)

On-site
USD 148,000 - 276,000
401(k) plan with employer match
Employee stock purchase plan
Medical, dental, and vision plans
Sr Principal Application Engineer
Sr Principal Application Engineer

CADENCE US • Austin (TX)

On-site
USD 180,000 - 240,000
Sr. Principal IC Digital Flow AE
Sr. Principal IC Digital Flow AE

Cadence Design Systems • San Jose (CA)

On-site
USD 148,000 - 276,000
paid vacation and paid holidays
401(k) plan with employer match
employee stock purchase plan
+2
Lead Software Engineer
Lead Software Engineer

Cadence Design Systems • Austin (TX)

On-site
USD 120,000 - 190,000
Design Engineering Architect – Systems and Interfaces
Design Engineering Architect – Systems and Interfaces

Cadence Design Systems, Inc. • San Jose (CA)

On-site
USD 186,000 - 345,000
Paid vacation and holidays
401(k) employer match
Employee stock purchase plan
+1
Sales Director
Sales Director

Cadence Design Systems, Inc. • San Jose (CA)

On-site
USD 150,000 - 210,000