Lead Design Engineer

Cadence Design Systems

Cary (NC)

On-site

USD 120,000 - 180,000

Full time

14 days+
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Cadence Design Systems in Cary, NC seeks an experienced IC design engineer to lead timing closure and tape-out activities for Palladium and Protium SOCs. You will contribute to RTL synthesis, floorplanning, clock-tree construction, and physical verification, collaborating with Front End RTL and Back End Verification teams.

The role requires 5+ years of E/E experience or 3+ years with MS, proficiency with Cadence tools (Innovus, Tempus, QRC, Voltus, Pegasus), and familiarity with 5nm/3nm/2nm

Qualifications

  • BS degree in Electrical Engineering with 5+ years of experience or MS with 3+ years.

Responsibilities

  • Implement, verify, timing closure to tape out Palladium and Protium SOCs.
  • Work on RTL synthesis and floorplanning.
  • Build clock trees and perform optimizations.
  • Close timing, IR drop and physical verification.
  • Review and document designs for taping out.
  • Interface with Front End RTL design teams and Back End Verification teams.

Skills

Electrical engineering
Scripting (Shell/Perl/TCL/Python)
Linux experience
PCIe/DDR/UCIe knowledge

Education

Bachelor's degree in Electrical Engineering
Master's degree in Electrical Engineering

Tools

Innovus
Tempus
QRC
Voltus
Pegasus

Job description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. We offer amazing opportunities to grow, no matter where you are in your career. At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications including consumer, hyperscale computing, 5G communications, automotive, aerospace industrial and health.

The Cadence Advantage: The opportunity to work on cutting-edge technology in an environment that encourages you to be creative, innovative, and to make an impact. Cadence’s employee-friendly policies focus on the physical and mental well-being of employees, career development, providing opportunities for learning, and celebrating success in recognition of specific needs of the employees. The unique “One Cadence–One Team” culture promotes collaboration within and across teams to ensure customer success. Multiple avenues of learning and development available for employees to explore as per their specific requirement and interests. You get to work with a diverse team of passionate, dedicated, and talented individuals who go above and beyond for our customers, our communities, and each other—every day.

Job Responsibility
  • Implement, verify, timing closure to tape out Palladium and Protium SOCs.
  • Work on RTL synthesis and floorplanning.
  • Build clock trees and perform optimizations.
  • Close timing, IR drop and physical verification.
  • Review and Document designs for taping out.
  • Interface with Front End RTL design teams and Back End Verification teams.
Position Requirements/Qualifications
  • BS degree in Electrical Engineering with a minimum of 5 years of experience OR MS with a minimum of 3 years of experience.
  • Experience with Cadence tools such as Innovus, Tempus, QRC, Voltus and Pegasus.
  • Experience with advanced technologies like 5nm, 3ns and 2nm nodes.
  • Experience using Linux servers, Script development using Shell/Perl/TCL/Python.
  • Detailed knowledge about industry standard interfaces such as PCI Express, DDR, LPDDR, SRAM, UCIe, etc.

We’re doing work that matters. Help us solve what others can’t.

Equal Employment Opportunity Policy

Cadence is committed to equal employment opportunity throughout all levels of the organization. Read the policy(opens in a new tab)

We welcome your interest in the company and want to make sure our job site is accessible to all. If you experience difficulty using this site or to request a reasonable accommodation, please contact staffing@cadence.com.

Privacy Policy: Job Applicant If you are a job seeker creating a profile using our careers website, please see the privacy policy(opens in a new tab).

E-Verify Cadence participates in the E-Verify program in certain U.S. locations as required by law. Download More Information on E-Verify (64K)

Cadence plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences. Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For. Our shared passion for solving the world’s toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence.

Cadence is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Principal Design Engineer
Principal Design Engineer

Cadence Design Systems • Austin (TX)

On-site
USD 140,000 - 190,000
RTL2 GDS, Sr Principal AE
RTL2 GDS, Sr Principal AE

Cadence Design Systems • Northern (KY)

On-site
USD 126,000 - 234,000
Paid vacation
Paid holidays
401(k) matching
+1
Lead Analog IC Design Engineer
Lead Analog IC Design Engineer

Cadence Design Systems • San Jose (CA)

On-site
USD 119,000 - 221,000
401(k) plan with employer match
Employee stock purchase plan
Medical, dental, and vision plans
+1
Application Engineer, RTL2GDS Sr Director
Application Engineer, RTL2GDS Sr Director

Cadence Design Systems • San Jose (CA)

On-site
USD 210,000 - 390,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
+2
Lead Analog IC Designer
Lead Analog IC Designer

Cadence Design Systems • San Jose (CA)

On-site
USD 115,000 - 213,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
+1
Principal Software Engineer
Principal Software Engineer

Cadence Design Systems • New Jersey

On-site
USD 118,000 - 218,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
+2
Customer Engagement Architect
Customer Engagement Architect

Cadence Design Systems • San Jose (CA)

On-site
USD 186,000 - 345,000
Paid vacation & holidays
401(k) plan with employer match
Employee stock purchase plan
+1
Digital Implementation AE Architect
Digital Implementation AE Architect

Cadence Design Systems • San Jose (CA)

On-site
USD 158,000 - 293,000
Paid vacation
401(k) match
Employee stock purchase plan
+1
RTL2GDS IC Sr. Principal Design Engineer
RTL2GDS IC Sr. Principal Design Engineer

Cadence Design Systems • San Jose (CA)

On-site
USD 161,000 - 299,000
Health insurance
401(k) plan with employer match
Sr. Principal Software Engineer
Sr. Principal Software Engineer

Cadence Design Systems • Austin (TX)

On-site
USD 196,000 - 364,000
Paid vacation
401(k) plan
Employee stock purchase plan
+2