Lead Design Engineer

Cadence Design Systems, Inc.

Austin (TX)

On-site

USD 120,000 - 180,000

Full time

2 days ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Cadence Design Systems is hiring a digital design engineer in Austin, TX. You will design and integrate IPs for SoC projects based on customer specs, perform lint/CDC checks, and create synthesis constraints to optimize power, performance, and area.

The role supports verification and physical design teams and emphasizes automation. Required 5+ years in digital design with Verilog/SystemVerilog, AMBA protocols, and scripting skills.

Qualifications

  • B.E./B.Tech./M.Tech in Electronics/CS required.
  • 5+ years of experience as a digital design engineer.
  • Strong knowledge of digital design fundamentals and Verilog/SystemVerilog.
  • Familiarity with Lint/CDC tools and ability to set up flows from scratch.
  • Experience with AMBA protocols and other ARM IPs is a plus.

Responsibilities

  • Design and integration of IPs in SoC based on customer specifications.
  • Perform Lint/CDC checks and resolve issues.
  • Create synthesis constraints at IP/SoC level and perform basic synthesis for PPA optimization.
  • Create detailed Microarchitectural Specification documents.
  • Support verification test plans, coverage analysis and debugging.
  • Assist physical design team during implementation.
  • Automate repetitive tasks and drive cross-team collaboration.

Skills

Digital design
Verilog
SystemVerilog
Scripting (Python/Perl/Tcl)
Cross-functional collaboration
Innovation/automation

Education

B.E./B.Tech/M.Tech in Electronics/CS

Tools

Lint/CDC tools
Synthesis tools
Xcelium
Verisium
AMBA protocols
PCIe/Ethernet/DDR
Static Timing Analysis (STA)

Job description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Responsibilities
  • Design and integration of IPs in SoC based on high-level architectural specifications from customers.
  • Perform Lint/CDC checks on the design for quality assurance and resolve related issues.
  • Create synthesis constraints for the design at the IP and SoC level and perform basic synthesis for PPA (Power, Performance, Area) optimization.
  • Create detailed Microarchitectural Specification documents for the design.
  • Provide support to the verification team for test plan creation, coverage analysis, and feature debugging.
  • Provide support to the physical design team as needed for design implementation.
  • Implement innovative solutions to automate repetitive tasks.
  • Collaborate within and across teams for effective project execution.
Requirements
  • B.E./B.Tech/M.Tech with at least 5 years of experience as a digital design engineer.
  • Strong knowledge of digital design fundamentals and Verilog/SystemVerilog (SV).
  • Solid knowledge of Lint/CDC tools and the ability to set up flows from scratch.
  • Knowledge of creating synthesis constraints and Static Timing Analysis (STA); familiarity with synthesis tools is a plus.
  • Familiarity with simulation tools (e.g., Xcelium, Verisium) to support verification.
  • Experience with AMBA protocols and other ARM IPs is a plus.
  • Experience with high-speed IPs such as PCIe, Ethernet, and DDR is a plus.
  • Proficiency in scripting languages (Python/Perl/Tcl).
  • Ability to innovate and automate repetitive tasks.
  • Good communication skills for effective cross-functional collaboration.

We’re doing work that matters. Help us solve what others can’t.

Additional Jobs Equal Employment Opportunity Policy

Cadence is committed to equal employment opportunity throughout all levels of the organization. Read the policy(opens in a new tab) We welcome your interest in the company and want to make sure our job site is accessible to all. If you experience difficulty using this site or to request a reasonable accommodation, please contact staffing@cadence.com.

Privacy Policy: Job Applicant

If you are a job seeker creating a profile using our careers website, please see the privacy policy(opens in a new tab).

E-Verify Cadence participates in the E-Verify program in certain U.S. locations as required by law. Download More Information on E-Verify (64K)

Cadence plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences. Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For.

Our shared passion for solving the world’s toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence.

Cadence is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Principal Design Engineer
Principal Design Engineer

Cadence Design Systems, Inc. • Austin (TX)

On-site
USD 140,000 - 190,000
Lead Design Engineer
Lead Design Engineer

Cadence Design Systems • Cary (NC)

On-site
USD 120,000 - 180,000
Lead Software Engineer
Lead Software Engineer

Cadence Design Systems • Austin (TX)

On-site
USD 120,000 - 190,000
RTL2GDS Lead AE
RTL2GDS Lead AE

Cadence Design Systems • San Jose (CA)

On-site
USD 106,000 - 198,000
401(k) plan with employer match
Employee stock purchase plan
Medical, dental and vision plan
+1
Sr. Principal IC Digital Flow AE
Sr. Principal IC Digital Flow AE

Cadence Design Systems • San Jose (CA)

On-site
USD 148,000 - 276,000
paid vacation and paid holidays
401(k) plan with employer match
employee stock purchase plan
+2
Physical Design and Signoff, Sr. Principal AE
Physical Design and Signoff, Sr. Principal AE

Cadence Design Systems • San Jose (CA)

On-site
USD 148,000 - 276,000
401(k) plan with employer match
Employee stock purchase plan
Medical, dental, and vision plans
RTL2GDS AE Architect
RTL2GDS AE Architect

Cadence Design Systems • San Jose (CA)

On-site
USD 162,000 - 302,000
Paid vacation and holidays
401(k) plan with employer match
Employee stock purchase plan
+1
Sr Principal Application Engineer
Sr Principal Application Engineer

CADENCE US • Austin (TX)

On-site
USD 180,000 - 240,000
Design Engineering Architect – Systems and Interfaces
Design Engineering Architect – Systems and Interfaces

Cadence Design Systems, Inc. • San Jose (CA)

On-site
USD 186,000 - 345,000
Paid vacation and holidays
401(k) employer match
Employee stock purchase plan
+1
IC Implementation, Sr Principal AE
IC Implementation, Sr Principal AE

Cadence Design Systems • San Jose (CA)

On-site
USD 148,000 - 276,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
+1