Design Engineer I

Cadence; Cary (NC); Hybrid; USD 89,000 - 165,000; Full time

Job summary

Cadence in Cary, NC is seeking an experienced DFT engineer to span architecture through silicon testing and debug. You will define and implement SoC-level DFT architectures for large designs, and develop SCAN, ATPG, MBIST, BSCAN and iJTAG.

Collaboration with RTL, verification, physical design and operations teams is essential. The role requires a BS degree and at least 3 years of hands-on SoC DFT experience, plus strong problem-solving and cross-functional skills.

Qualifications

• BS degree and at least 3 years of hands-on SoC DFT experience.
• Strong expertise in SCAN, ATPG, MBIST.
• Experience with pre-silicon validation and post-silicon debug.
• Ability to work cross-functionally in a fast-paced engineering environment.

Responsibilities

• Define and implement SoC level DFT architecture for large and complex designs.
• Develop, integrate, and support SCAN, ATPG, MBIST, BSCAN and iJTAG.
• Perform DFT insertion, verification, and coverage analysis at block and SoC levels.
• Drive pre-silicon DFT sign-off, including DRC closure and coverage targets.
• Support post-silicon debug, failure analysis and yield learning.
• Collaborate with RTL, verification, physical design and operation teams.

Skills

SCAN

ATPG

MBIST

Pre-silicon validation

Post-silicon debug

Cross-functional collaboration

Education

BS degree

Tools

TCL

Python

Perl

Job description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

We are a small group of individuals designing among the most complex chip in the world getting into the award-winning Cadence Design Systems Palladium platform…

As such we are seeking an experienced DFT engineer which role will span across the full spectrum of the DFT implementation: from architecture definition through silicon testing and debug.

A bonus, this individual will have cross functional teams’ interactions not only within our group; but across Cadence and the multiple BU involved in our developments.

Key Responsibilities

• Define and implement SoC level DFT architecture for large and complex designs.
• Develop, integrate, and support SCAN, ATPG, MBIST, BSCAN and iJTAG.
• Perform DFT insertion, verification, and coverage analysis at block and SoC levels.
• Drive pre-silicon DFT sign-off, including DRC closure and coverage targets.
• Support post-silicon debug, failure analysis and yield learning.
• Collaborate with RTL, verification, physical design and operation teams.

Qualifications

• BS degree
• At least 3 years of hands-on experience in SoC DFT.

Must-have Skills

• Strong expertise in SCAN, ATPG, MBIST.
• Experience with pre-silicon validation and post-silicon debug.
• Strong problem solving and debugging skills.
• Ability to work effectively in a cross-functional engineering environment.

Good-to-have Skills

• Scripting experience (TCL, Perl, Python or equivalent) for flow automation and analysis.
• Experience with IP-level DFT integration and reuse.
• Exposure to low-power DFT considerations and complex clocking architectures.
• Familiarity with manufacturing test flows and silicon yield improvement.

The annual salary range for California is $88,900 to $165,100. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We’re doing work that matters. Help us solve what others can’t.