CPU Server Physical Design Clock Engineer

Qualcomm

Santa Clara (CA)

Presencial

USD 142.200 - 213.400

Jornada completa

14 días+
Generador de candidaturas

Destaca para este puesto — genera un currículum y una carta de presentación adaptados en cuestión de un minuto.

Supera los filtros ATS

Ventajas ofrecidas por este puesto de trabajo

Competitive bonus program
RSU grants

Descripción de la vacante

Qualcomm in Santa Clara, CA is seeking a Physical Design Clock Engineer to collaborate with microarchitecture, RTL, CAD, block and top-level physical design teams to create best-in-class clocking solutions for next generation CPUs.

The role requires expertise in clock generation, jitter analysis, and low-skew/low-power design, with responsibilities spanning PLLs, CTS, and clock distribution methodology across CPU designs.

Formación

  • BS/BE in EE/CE/CS with 2+ years hardware or MS with 1+ year; PhD also acceptable.
  • Deep knowledge of clock generation, low skew, and low power design.
  • Experience with PLL, jitter measurements, and clock distribution.

Responsabilidades

  • Perform jitter analysis and provide feedback to block/top level PD engineers on key fixes required.
  • Understand, implement and validate CPU clocking with design teams.
  • Drive clock generation and distribution methodology for CPU.
  • Collaborate with CAD and block level designers to optimize skew and power.

Conocimientos

Clock design
Jitter analysis
SPICE simulation
RTL CAD coordination

Educación

Bachelor's degree in Electrical Engineering, Computer Engineering, or related field
Master's degree in Electrical Engineering
PhD in Electrical Engineering or related field

Herramientas

SPICE
CAD tools

Descripción del empleo

Job Overview

We are seeking a Physical Design Clock Engineer to work with microarchitecture, RTL design, CAD, block level and top level physical design teams to create best in class clocking solutions for next generation CPUs.

Responsibilities
  • Perform jitter analysis and measurements and provide feedback to block level and top level physical design engineers on key fixes required.
  • Work with design teams to understand, implement and validate CPU clocking.
  • Drive overall clock generation and distribution methodology of CPU.
  • Work with CAD and block level designers to implement the clocking techniques for optimizing skew and power.
Minimum Skills
  • Experience in all aspects of construction and analysis of low skew and low power clock generation and distribution.
  • Experience in clock H-tree, mesh, spines and CTS implementations.
  • Good understanding of device physics, RC delay and electrical aspects.
  • Proficiency in SPICE simulation and analysis for circuit design and verification.
Preferred Qualifications
  • MS in Electrical Engineering; 4+ years of practical experience.
  • Skilled in chip physical design, standard cell optimizations, and clock construction.
  • Defined clock methodology across various designs.
  • Preferred experience in deep submicron process technology nodes.
  • Proficient in PLL specifications, clock skew estimation, and jitter measurements.
  • Strong communication skills for team collaboration and issue resolution.
Minimum Qualifications

Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field and 2+ years of Hardware Engineering, Software Engineering, Electrical Engineering, Systems Engineering, or related work experience. OR Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field and 1+ year of Hardware Engineering, Software Engineering, Electrical Engineering, Systems Engineering, or related work experience. OR PhD in Electrical Engineering, Computer Engineering, Computer Science, or related field.

Benefits

Pay range: $142,200.00 - $213,400.00. Competitive annual discretionary bonus program, opportunity for annual RSU grants.

Equal Opportunity Employer

Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification. If you are an individual with a disability and need an accommodation during the application/hiring process, Qualcomm is committed to providing an accessible process and will provide reasonable accommodations to support participation in the hiring process.

Consigue la evaluación confidencial y gratuita de tu currículum.

o arrastra y suelta tu archivo aquí

Similar jobs

Puestos de trabajo similares que vale la pena comparar

CPU Server Physical Design Clock Engineer
CPU Server Physical Design Clock Engineer

Qualcomm • Austin (TX)

Presencial
USD 148.300 - 222.500
Comprehensive benefits package
Discretionary bonus program
Potential RSU grants
Physical Design Engineer- Staff to Sr. Staff
Physical Design Engineer- Staff to Sr. Staff

QUALCOMM, Inc. • Austin (TX)

Presencial
USD 174.000 - 262.000
CPU Server Physical Design Methodology, Infrastructure and Automation Engineer
CPU Server Physical Design Methodology, Infrastructure and Automation Engineer

Qualcomm • Santa Clara (CA)

Presencial
USD 142.200 - 213.400
Annual discretionary bonus
RSU grants
Competitive benefits package
CPU Server Physical Design Engineer
CPU Server Physical Design Engineer

Qualcomm • Santa Clara (CA)

Presencial
USD 167.100 - 250.700
Competitive annual discretionary bonus program
Opportunity for annual RSU grants
Highly competitive benefits package
CPU Server Floorplan and Integration Engineer
CPU Server Floorplan and Integration Engineer

Qualcomm • Santa Clara (CA)

Presencial
USD 142.200 - 213.400
Bonus program
RSU grants
Comprehensive benefits
Principal CPU Physical Design Engineer (San Diego, CA)
Principal CPU Physical Design Engineer (San Diego, CA)

Qualcomm • San Diego (CA)

Presencial
USD 211.900 - 317.900
Annual discretionary bonus
RSU grants
Comprehensive benefits package
CPU Clock Design Engineer – Jitter, CTS & Low-Power Timing
CPU Clock Design Engineer – Jitter, CTS & Low-Power Timing

Qualcomm • Santa Clara (CA)

Presencial
USD 142.200 - 213.400
Competitive bonus program
RSU grants
Physical Design Engineer - DSP Team
Physical Design Engineer - DSP Team

Qualcomm • Austin (TX)

Presencial
USD 164.000 - 246.000
CPU Physical Design Engineer (Austin)
CPU Physical Design Engineer (Austin)

Qualcomm • Austin (TX)

Presencial
USD 130.000 - 194.000
Physical Design (Multiple levels)
Physical Design (Multiple levels)

Qualcomm • San Diego (CA)

Presencial
USD 116.000 - 173.000