CPU Server Physical Design Clock Engineer

Qualcomm

Austin (TX)

Hybrid

USD 148,300 - 222,500

Full time

14 days+
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Comprehensive benefits package
Discretionary bonus program
Potential RSU grants

Job summary

A leading technology company is seeking a Physical Design Clock Engineer based in Austin, Texas. You will collaborate with design teams to create clocking solutions for next-generation CPUs. The ideal candidate will have a strong background in clock generation and distribution, with a Master's degree in Electrical Engineering and at least 8 years of relevant experience. This role offers a competitive salary range of $148,300 - $222,500, depending on location, along with a comprehensive benefits package.

Qualifications

  • Experience in low skew and low power clock generation and distribution.
  • Proficiency in clock H-tree, mesh, spines, and CTS implementations.
  • 8+ years of practical experience in chip physical design.

Responsibilities

  • Work with design teams to validate CPU clocking.
  • Drive clock generation methodology of CPU.
  • Perform jitter analysis and provide feedback to designers.

Skills

Clock generation and distribution analysis
SPICE simulation
Device physics understanding
Chip physical design
Clock methodology definition
Strong communication skills

Education

Bachelor's degree in Electrical Engineering
Master's degree in Electrical Engineering
PhD in Electrical Engineering

Job description

Company:
Qualcomm Technologies, Inc.
Job Area:
Engineering Group, CPU Engineering
General Summary:

As a Physical Design Clock Engineer, you will work with microarchitecture, RTL design, CAD, block level and top level physical design teams to create best in class clocking solutions for next generation CPUs.

Minimum Skillsets
  • Experience in all aspects of construction and analysis of low skew and low power clock generation and distribution.
  • Experience in clock H-tree, mesh, spines and CTS implementations.
  • Good understanding of device physics, RC delay and electrical aspects.
  • Proficiency in SPICE simulation and analysis for circuit design and verification.
Preferred qualifications
  • MS in Electrical Engineering; 8+ years of practical experience.
  • Skilled in chip physical design, standard cell optimizations, and clock construction.
  • Defined clock methodology across various designs.
  • Preferred experience in deep submicron process technology nodes.
  • Proficient in PLL specifications, clock skew estimation, and jitter measurements.
  • Strong communication skills for team collaboration and issue resolution.
Roles and Responsibilities
  • Work with design teams to understand, implement and validate CPU clocking.
  • Drive overall clock generation and distribution methodology of CPU.
  • Work with CAD & block level designers to implement the clocking techniques for optimizing skew and power.
  • Perform jitter analysis and measurements and provide feedback to block level and top level physical design engineers on key fixes required.

This position is open to both locations Austin and Santa Clara. The compensations will be adjusted based on the location.

Minimum Qualifications:

  • Bachelor’s degree in Electrical Engineering, Computer Engineering, Computer Science, or related field and 4+ years of Hardware Engineering, Software Engineering, Electrical Engineering, Systems Engineering, or related work experience.
  • Master’s degree in Electrical Engineering, Computer Engineering, Computer Science, or related field and 3+ years of Hardware Engineering, Software Engineering, Electrical Engineering, Systems Engineering, or related work experience.
  • PhD in Electrical Engineering, Computer Engineering, Computer Science, or related field and 2+ years of Hardware Engineering, Software Engineering, Electrical Engineering, Systems Engineering, or related work experience.

EEO and Accommodations: Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, Qualcomm is committed to providing an accessible process. For accommodations, please email disability-accomodations@qualcomm.com or call Qualcomm’s toll-free number found here. Qualcomm will provide reasonable accommodations to participate in the hiring process. Qualcomm is committed to making the workplace accessible for individuals with disabilities.

Pay range and Other Compensation & Benefits: $148,300.00 - $222,500.00. The pay range reflects the broad range for this job code and location. Salary is one component of total compensation, which may include a discretionary bonus program and potential RSU grants, as well as a comprehensive benefits package.

Contact: If you would like more information about this role, please contact Qualcomm Careers.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

CPU Server Physical Design Clock Engineer
CPU Server Physical Design Clock Engineer

Qualcomm • Santa Clara (CA)

On-site
USD 142,200 - 213,400
Competitive bonus program
RSU grants
Physical Design Engineer- Staff to Sr. Staff
Physical Design Engineer- Staff to Sr. Staff

QUALCOMM, Inc. • Austin (TX)

On-site
USD 174,000 - 262,000
CPU Physical Design Engineer (Austin)
CPU Physical Design Engineer (Austin)

Qualcomm • Austin (TX)

On-site
USD 130,000 - 194,000
CPU Server Physical Design Methodology, Infrastructure and Automation Engineer
CPU Server Physical Design Methodology, Infrastructure and Automation Engineer

Qualcomm • Santa Clara (CA)

On-site
USD 142,200 - 213,400
Annual discretionary bonus
RSU grants
Competitive benefits package
Principal CPU Physical Design Engineer (San Diego, CA)
Principal CPU Physical Design Engineer (San Diego, CA)

Qualcomm • San Diego (CA)

On-site
USD 211,900 - 317,900
Annual discretionary bonus
RSU grants
Comprehensive benefits package
CPU Server Physical Design Engineer, Santa Clara
CPU Server Physical Design Engineer, Santa Clara

QUALCOMM, Inc. • Santa Clara (CA)

On-site
USD 148,000 - 222,000
CPU Server Physical Design Methodology, Infrastructure and Automation Engineer
CPU Server Physical Design Methodology, Infrastructure and Automation Engineer

QUALCOMM, Inc. • Santa Clara (CA)

On-site
USD 148,000 - 222,000
CPU Server Physical Design Engineer
CPU Server Physical Design Engineer

Qualcomm • Santa Clara (CA)

On-site
USD 167,100 - 250,700
Competitive annual discretionary bonus program
Opportunity for annual RSU grants
Highly competitive benefits package
CPU Physical Design Engineer
CPU Physical Design Engineer

Qualcomm • Austin (TX)

On-site
USD 195,000 - 325,000
Discretionary bonus program
RSU grants
Comprehensive benefits
Physical Design (Multiple levels)
Physical Design (Multiple levels)

Qualcomm • San Diego (CA)

On-site
USD 116,000 - 173,000