CPU Micro-Architect / RTL (Lead & IC Engineers)

NUVACORE; Santa Clara (CA); In loco; USD 180.000 - 240.000; Tempo pieno

Descrizione del lavoro

NUVACORE is building a high-performance, low-power CPU for next-generation compute workloads. You will contribute to micro-architecture, RTL design, and verification across fetch, decode, execute, and memory units.

In this role, you will collaborate with performance modeling, PD, and verification teams to meet strict power, timing, and area goals while supporting modern AI tooling for RTL coding.

Competenze

• BS or MS in CS/EE with 15+ years leading CPU or 7+ years IC experience preferred.
• Experience coding in Verilog and debugging/simulation.
• Solid understanding of logic and physical design impacts on timing, power, and area.
• Experience with RISC-V, ARM64, or x86 ISA and related micro-architectural choices.

Mansioni

• Micro-architecture development and specification from performance-driven design strategy.
• RTL design for power, performance, area and timing goals; write flexible, scalable RTL.
• Assist verification team with testbench development, formal methods, and simulation/emulation.
• Explore performance strategies with architecture and verification teams to ensure RTL meets targets.
• Work with PD to implement and verify physical design requirements and timing/power/area optimizations.

Conoscenze

Verilog

RTL design

Debugging & simulation

AI RTL tools

ISA experience (RISC-V/ARM/x86)

Power and timing optimization

CPU microarchitecture

C/C++

Formazione

BS or MS in CS/EE

Strumenti

Verilog simulators

EDA tools

Formal verification tools

Automation/CI tools

Descrizione del lavoro

Nuvacore is building ground-up high performance, low-power CPU for next-generation compute workloads. As engineers within the CPU team and as leads of CPU units (fetch, decode/rename, scalar execute, fp/vector execute, load/store, memory management/TLB, prefetching, debug/trace, system/IO, and multi-level cache subsystem), you will be writing specifications and developing RTL for the CPU which targets and delivers industry leading power, performance, and area.

THE ROLE

As a CPU Micro-Architect/RTL Engineer, you will participate in the following:

• Micro-architecture development and specification – starting from a performance driven design strategy, you will work with our performance modeling team and study early micro-architectures and converge on a design captured in a detailed specification. Critical understanding of the various pipelines and intra-unit communication will be necessary to build a clean yet performant design.
• RTL design – develop and refine RTL which targets the power, performance, area and timing goals. A solid understanding of the modern Verilog standards is a plus, enabling you to write RTL which is flexible and robust, configurable, and scalable.
• Verification – assist the verification team in all forms of CPU verification used, such as testbench development, formal methods, and simulation/emulation for formal verification
• Performance exploration and correlation – explore high-performance strategies and work with the performance architecture and verification team to verify that the RTL meets targeted performance.
• Physical design – work with the PD engineering team to implement and verify the physical design meets the goals. Be able to iterate and refine the RTL design. Incorporate improvements for timing, power, area, DFT, and reliability.

Requirements — Must To Have

• BS or MS with 15+ (leads) and 7+ (ICs) years experience in high-performance, low-power CPU design
• Experience with coding in Verilog, debugging, simulation, ideally with experience driving modern AI Tools to assist in RTL coding
• Solid understanding of logic and physical design and the impacts on timing, power, and area
• Experience with RISC-V or ARM64 or x86 ISA and their impacts on CPU micro-architectural choices

Requirements — Nice To Have

• Expertise in one or more of the following areas: instruction fetch, branch prediction; instruction decoding, scheduling and register renaming; out-of-order execution; integer and floating point execution; load/store execution; prefetching; cache and memory subsystems; translation and memory management; memory coherence and ordering; power and thermal management; and clocking / reset design
• Strong background in low power microarchitecture and high-performance design techniques, with a proven track record of execution on multiple CPU programs and products
• Experience in C, C++, and other languages such as Perl or Python

We may use artificial intelligence (AI) tools to support parts of the hiring process, such as reviewing applications, analyzing resumes, or assessing responses and identifying potential inconsistencies or verification signals in application materials based on available information. These tools assist our recruitment team but do not replace human judgment. Final hiring decisions are ultimately made by humans. If you would like more information about how your data is processed, please contact us.