CPU Cache RTL Engineer: Microarchitectural Innovator

Apple Inc.

Beaverton (OR)

On-site

USD 120,000 - 180,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

A leading tech company in Beaverton, Oregon, is seeking an experienced micro-architect to develop specifications and own RTL design. Candidates must possess at least a BS and 10+ years in the industry, with expertise in microprocessor architecture and Verilog or VHDL. This role involves collaboration with verification teams and delivering design on multiple performance aspects. The company values diversity and promotes equal opportunity for all applicants.

Qualifications

  • 10+ years of relevant industry experience.
  • Experience with logic design principles.
  • Experience with simulators and waveform debugging.

Responsibilities

  • Develop micro-architecture specifications.
  • Own RTL design with performance targets.
  • Support verification through test bench development.

Skills

Micro-architecture development
RTL design
Verification support
Performance exploration
Design delivery
Microprocessor architecture
Verilog or VHDL
C or C++ programming
Python or Perl scripting

Education

Minimum BS

Job description

A leading tech company in Beaverton, Oregon, is seeking an experienced micro-architect to develop specifications and own RTL design. Candidates must possess at least a BS and 10+ years in the industry, with expertise in microprocessor architecture and Verilog or VHDL. This role involves collaboration with verification teams and delivering design on multiple performance aspects. The company values diversity and promotes equal opportunity for all applicants.
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

CPU Front-End & Out-of-Order RTL Architect
CPU Front-End & Out-of-Order RTL Architect

Apple Inc. • Beaverton (OR)

On-site
USD 120,000 - 160,000
Senior CPU Cache & RTL Engineer—Microarchitecture
Senior CPU Cache & RTL Engineer—Microarchitecture

Apple Inc. • Santa Clara (CA)

On-site
USD 181,000 - 319,000
Comprehensive medical and dental coverage
Retirement benefits
Discounted products and services
+2
CPU Cache Microarchitect/RTL Engineer
CPU Cache Microarchitect/RTL Engineer

Apple Inc. • Beaverton (OR)

On-site
USD 120,000 - 180,000
Senior CPU Power Management RTL Architect
Senior CPU Power Management RTL Architect

Apple Inc. • Beaverton (OR)

On-site
USD 130,000 - 160,000
Sr. Microarchitect & RTL Design Engineer
Sr. Microarchitect & RTL Design Engineer

Baya Systems • California (MO)

On-site
USD 120,000 - 150,000
Senior Microarchitect & RTL Design Engineer - High-Impact IP
Senior Microarchitect & RTL Design Engineer - High-Impact IP

Baya Systems • California (MO)

On-site
USD 120,000 - 150,000
Sr. Microarchitect & RTL Design Engineer
Sr. Microarchitect & RTL Design Engineer

International Association of Plumbing and Mechanical Officials (IAPMO) • Santa Clara (CA), Northern (KY)

Hybrid
USD 180,000 - 240,000
Senior CPU Architect: RTL & Microarchitecture Lead (Equity)
Senior CPU Architect: RTL & Microarchitecture Lead (Equity)

NVIDIA • Santa Clara (CA)

On-site
USD 168,000 - 311,000
RTL Design Engineer — Interconnect & Microarchitecture
RTL Design Engineer — Interconnect & Microarchitecture

Advanced Micro Devices, Inc. • Austin (TX)

On-site
USD 100,000 - 140,000
Senior CPU RTL Design Engineer — Cache & Microarchitecture
Senior CPU RTL Design Engineer — Cache & Microarchitecture

Google • Mountain View (CA)

On-site
USD 163,000 - 237,000