ASIC/FPGA Design Engineer V

Jobs via Dice

Littleton (CO)

On-site

USD 130,000 - 185,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Lockheed Martin Space is seeking an experienced ASIC & FPGA Design Engineer to contribute to the development of space-grade digital devices in a Linux HPC environment. You will work across requirements, architecture, simulation, and testing for multiple programs.

The role requires 8+ years in ASIC/FPGA design, HDL proficiency, and a DoD Secret clearance. You will collaborate with verification teams and participate in technical reviews across military, civil, and commercial missions.

Qualifications

  • 8+ years of professional experience in ASIC/FPGA design.
  • Bachelor of Science in Electrical Engineering or related discipline.
  • Experience designing FPGAs, digital ASICs, and mixed-signal ASICs.
  • HDL programming in VHDL, Verilog, and/or SystemVerilog.

Responsibilities

  • Work on ASIC/FPGA development from requirements capture through architecture, design, simulation, and testing.
  • Develop and verify space-grade devices in a Linux HPC environment.
  • Support technical reviews and present to internal and external stakeholders.
  • Interface with independent verification teams to coordinate design validation.

Skills

FPGA/ASIC design
HDL: VHDL/Verilog/SystemVerilog
Linux development
DoD security clearance

Education

Bachelor of Science in Electrical Engineering

Tools

Xilinx Vivado
Microchip Libero
MS Project
JIRA

Job description

Job Title: ASIC & FPGA Design Engineer

Location: Denver, CO or Highlands Ranch, CO (Lockheed Martin Space facility). Teleworking not supported.

Overview

Lockheed Martin Space is building the best ASIC/FPGA team in the world. The role supports over 50 R&D programs across military, civil, and commercial space missions, requiring expertise in low SWaP, radiation‑hardened, space‑rated devices.

Key Activities
  • Work with low SWaP, radiation‑hardened, space‑rated devices.
  • Perform all aspects of ASIC and FPGA development from requirements capture through architecture, design, simulation, and testing in a Linux‑based HPC environment.
  • Support technical reviews and present to internal and external stakeholders.
  • Interface with an independent verification team working in parallel to verify the design.
Qualifications
  • 8+ years of professional experience.
  • Bachelor of Science in Electrical Engineering or related discipline (or equivalent).
  • Experience designing FPGAs, digital ASICs, and mixed‑signal ASICs.
  • HDL programming in VHDL, Verilog, and/or SystemVerilog.
  • Experience in a Linux development environment.
  • DoD Secret clearance required (ship).
Desired Skills
  • ASIC/FPGA lifecycle experience (architecture, design, simulation, verification, validation, integration, and test).
  • Verification experience is a plus.
  • Electronics design, lab integration, and troubleshooting experience.
  • Knowledge of space‑grade FPGAs/ASICs and toolsets such as AMD/Xilinx Vivado or Microchip Libero.
  • Experience with MS Project, JIRA, or similar project management tools.
  • Experience with Earned Value Management System (EVMS).
  • Mentoring junior engineers.
Equal Opportunity Employer Statement

Lockheed Martin is an equal opportunity employer. Qualified candidates will be considered without regard to legally protected characteristics.

Application Window

Apply within 5–30 days after posting for optimal consideration. The application window closes in 90 days.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Space ASIC/FPGA Designer - Secret Clearance
Senior Space ASIC/FPGA Designer - Secret Clearance

Jobs via Dice • Littleton (CO)

On-site
USD 130,000 - 185,000
ASIC/FPGA Engineer IV, Technical Lead
ASIC/FPGA Engineer IV, Technical Lead

Lockheed Martin • Highlands Ranch (CO)

On-site
USD 85,000 - 115,000
Comprehensive benefits package
ASIC & FPGA Design Engineer Sr - E3
ASIC & FPGA Design Engineer Sr - E3

Lockheed Martin • Highlands Ranch (CO)

On-site
USD 110,000 - 205,000
Medical, Dental, Vision
Flexible work arrangements
401(k) match
+9
ASIC & FPGA Design Engineer Stf - E4
ASIC & FPGA Design Engineer Stf - E4

Lockheed Martin • Sunnyvale (CA)

On-site
USD 136,000 - 252,000
Medical insurance
Dental/Vision benefits
401(k) match
+1
ASIC/FPGA Principal Verification Engineer VI
ASIC/FPGA Principal Verification Engineer VI

Lockheed Martin • United States

Remote
USD 120,000 - 150,000
Flexible work schedules
Comprehensive benefits package
Opportunities for professional development
FPGA/ASIC Design Engineer (Silicon Engineering)
FPGA/ASIC Design Engineer (Silicon Engineering)

SpaceX • Union Hill-Novelty Hill (WA)

On-site
USD 125,000 - 175,000
Comprehensive medical coverage
401(k) retirement plan
Paid parental leave
+1
Lead Space ASIC/FPGA Verification Engineer
Lead Space ASIC/FPGA Verification Engineer

Lockheed Martin • Highlands Ranch (CO)

On-site
USD 110,000 - 205,000
Medical, Dental, Vision
Flexible work arrangements
401(k) match
+9
FPGA/ASIC Design Engineer (Silicon Engineering)
FPGA/ASIC Design Engineer (Silicon Engineering)

SpaceX • Redmond (WA)

On-site
USD 125,000 - 145,000
Medical, vision, and dental coverage
401(k) retirement plan
3 weeks paid vacation
ASIC/FPGA Verification Engineer 4
ASIC/FPGA Verification Engineer 4

Cts Technology Solutions, Inc. • El Segundo (CA)

On-site
USD 140,000 - 190,000
ASIC/FPGA Verification Engineer 4
ASIC/FPGA Verification Engineer 4

CTS International • El Segundo (CA)

On-site
USD 140,000 - 190,000