ASIC Engineer, EDA Infrastructure

Meta

Austin (TX)

On-site

USD 114,000 - 172,000

Full time

14 days+
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Job summary

Meta is hiring ASIC EDA Infrastructure Engineers to support our Infrastructure ASIC org. You will work on front-end, physical design and RTL2GDS flows, with emphasis on automation and tooling for data center SoC/IP delivery.

You will collaborate with EDA vendors and internal infrastructure teams to manage licenses, compute grids, storage, CI and data reporting while contributing to scalable ASIC design environments. A BS in CS/CE and 2+ years with EDA tools are expected.

Qualifications

  • Bachelor's degree in CS/CE or equivalent practical experience
  • 2+ years with EDA tools and scripting languages (Python, Tcl)
  • Experience with ASIC EDA infrastructure management, compute, storage and job scheduling
  • Experience communicating across internal teams and with vendors

Responsibilities

  • Front End and Physical Design flow development and support
  • RTL2GDS flow development and support
  • Automation of RTL generation, memory selection and register generation
  • Tooling development and vendor evaluation of new EDA features
  • Manage EDA licenses, installations and forecasts
  • Collaborate with infrastructure for compute grids, storage, CI, data management and reporting

Skills

Python
Tcl
Communication
Automation

Education

Bachelor's degree in Computer Science/Computer Engineering

Tools

SystemVerilog
EDA tools
CI/CD tooling
Source control

Job description

Summary:

Meta is hiring ASIC EDA Infrastructure Engineers within our Infrastructure ASIC organization. We are looking for individuals with experience in EDA flow and methodology, CAD/automation and ASIC infrastructure to build System on Chip (SoC) and IP for data center applications.

Required Skills:

ASIC Engineer, EDA Infrastructure Responsibilities:

  1. Front End implementation flow development and support
  2. Physical Design implementation flow development and support
  3. RTL2GDS flow development and support
  4. Internal tools development and automation to help improve productivity across ASIC design cycles including but not limited to RTL generation tools, memory selection automation, register generation, filelist generation
  5. Work with EDA vendors on new tools/technology and new features evaluation and adoption
  6. Manage the internal EDA license requests, installation and license forecast as well as EDA tool installation and maintenance
  7. Work with internal infrastructure team on compute grid, storage management and job scheduling architecture, efficiency and maintenance
  8. Work with internal infrastructure team on adapting internal infrastructure to ASIC design solutions, including but not limited to Source Control Management, Continuous Integration, data management and reporting
Minimum Qualifications:

Minimum Qualifications:

  1. Currently has, or is in the process of obtaining a Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience. Degree must be completed prior to joining Meta
  2. Bachelor's degree in Computer Science, Electrical Engineering, or Computer Engineering, in a relevant technical field, or equivalent practical experience
  3. 2+ years of experience with EDA tools and scripting languages (Python, Tcl) used to build tools and flows for complex environments
  4. Experience with ASIC EDA infrastructure (compute, storage, job scheduling) management, maintenance and support
  5. Experience with developing and supporting solutions for ASIC design environment and infrastructure
  6. Experience with communicating across functional internal teams and with vendors
Preferred Qualifications:

Preferred Qualifications:

  1. Experience designing tools and workflows with a focus on usability and end-user productivity
  2. Knowledge of front-end and back-end ASIC tools and flows
  3. Experience setting up EDA infrastructure from scratch
  4. Experience with RTL design using SystemVerilog or other HDL
Public Compensation:

$114,000/year to $172,000/year + bonus + equity + benefits

Industry:

Internet

Equal Opportunity:

Meta is proud to be an Equal Employment Opportunity and Affimative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender, gender identity, gender expression, transgender status, sexual stereotypes, age, status as a protected veteran, status as an individual with a disability, or other applicable legally protected characteristics. We also consider qualified applicants with criminal histories, consistent with applicable federal, state and local law. Meta participates in the E-Verify program in certain locations, as required by law. Please note that Meta may leverage artificial intelligence and machine learning technologies in connection with applications for employment.

Meta is committed to providing reasonable accommodations for candidates with disabilities in our recruiting process. If you need any assistance or accommodations due to a disability, please let us know at accommodations-ext@meta.com.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

ASIC Engineer, EDA Infrastructure
ASIC Engineer, EDA Infrastructure

Meta • Menlo Park (CA)

On-site
USD 114,000 - 172,000
ASIC Engineer, Design
ASIC Engineer, Design

Meta • Denver (CO)

On-site
USD 178,000 - 250,000
ASIC Engineer, Design
ASIC Engineer, Design

Meta • Topeka (KS)

On-site
USD 178,000 - 250,000
ASIC Engineer, Design
ASIC Engineer, Design

Meta • Lincoln (NE)

On-site
USD 178,000 - 250,000
Bonus
Equity
Benefits
ASIC Engineer, Implementation - Timing
ASIC Engineer, Implementation - Timing

Meta • Austin (TX)

On-site
USD 114,000 - 172,000
ASIC Engineer, Design
ASIC Engineer, Design

Meta • Austin (TX)

On-site
USD 178,000 - 250,000
Bonus
Equity
Benefits
ASIC Engineer, Power
ASIC Engineer, Power

Meta • Sunnyvale (CA)

On-site
USD 146,000 - 209,000
ASIC Engineer, Power
ASIC Engineer, Power

Meta • Austin (TX)

On-site
USD 114,000 - 172,000
Equity
Bonus
Benefits
ASIC Engineer, Implementation - Timing
ASIC Engineer, Implementation - Timing

Meta • Sunnyvale (CA)

On-site
USD 114,000 - 172,000
Bonus
Equity
Benefits
ASIC Implementation Engineer, Static Verification
ASIC Implementation Engineer, Static Verification

Meta • Sunnyvale (CA)

On-site
USD 146,000 - 209,000
Equity
Bonus
Benefits