ASIC Design Verification Engineer, Machine Learning

Google

Sunnyvale (CA)

On-site

USD 138,000 - 197,000

Full time

43 hours ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Google LLC in Sunnyvale, CA is seeking an experienced ASIC Design Verification Engineer focused on Machine Learning accelerators. You will verify complex digital designs for TPU-related silicon, developing constrained-random environments with SystemVerilog and UVM, and collaborating across design and validation teams to tape out high-quality silicon.

The role emphasizes teamwork, strong problem-solving, and clear communication, with opportunities to influence TPU architecture and integration in

Qualifications

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience.
  • 4 years of experience with design verification.
  • Experience with SystemVerilog/Verilog.

Responsibilities

  • Plan the verification of complex digital design blocks by fully understanding the design specification and interacting with design engineers to identify important verification scenarios.
  • Create and enhance constrained-random verification environments using SystemVerilog and UVM, or formally verify designs with SVA and industry-leading formal tools.
  • Identify and write all types of coverage measures for stimulus and corner cases.
  • Debug tests with design engineers to deliver functionally correct design blocks.
  • Close coverage measures to identify verification holes and to show progress towards tape-out.

Skills

Problem solving
Communication

Education

Bachelor's degree or equivalent

Tools

SystemVerilog
Verilog
UVM
SVA

Job description

Share ASIC Design Verification Engineer, Machine Learning

corporate_fare Google place Sunnyvale, CA, USA

info_outline X In most instances, this position requires in-person interviews as part of the hiring process.

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience.
  • 4 years of experience with design verification.
  • Experience with SystemVerilog/Verilog.
Preferred qualifications:
  • Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.
  • 5 years of experience with industry standard tools, languages and methodologies relevant to the development of silicon-based ICs and chips.
  • Experience contributing across the entire design and verification life cycle.
  • Experience in verifying digital logic at RTL using SystemVerilog/UVM for ASICs.
  • Familiarity with ASIC standard interfaces and memory system architecture.
  • Strong problem-solving, and communication skills, with the ability to work effectively in a team environment.
About the job

In this role, you’ll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You’ll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.

As an ASIC Design Verification Engineer, you will be part of a team developing ASICs used to accelerate computation in data centers. You will have dynamic, multi-faceted responsibilities in areas such as project definition, design verification and silicon bring-up.

The AI and Infrastructure team is redefining what’s possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.

We're the driving force behind Google's groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.

Individual pay is determined by factors including job-related skills, experience, and relevant education or training.

US: $138000 - $197000 (USD) + 15% bonus target + equity + benefits

Learn more about benefits at Google .

  • Plan the verification of complex digital design blocks by fully understanding the design specification and interacting with design engineers to identify important verification scenarios.
  • Create and enhance constrained-random verification environments using SystemVerilog and UVM, or formally verify designs with SVA and industry-leading formal tools.
  • Identify and write all types of coverage measures for stimulus and corner cases.
  • Debug tests with design engineers to deliver functionally correct design blocks.
  • Close coverage measures to identify verification holes and to show progress towards tape-out.

Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google's EEO Policy , Know your rights: workplace discrimination is illegal , Belonging at Google , and How we hire .

Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.

To all recruitment agencies: Google does not accept agency resumes. Please do not forward resumes to our jobs alias, Google employees, or any other organization location. Google is not responsible for any fees related to unsolicited resumes.

Equity is granted exclusively and discretionarily by Alphabet Inc. on the basis of an agreement concluded between you and Alphabet Inc. Alphabet Inc. is your sole contractual partner with respect to equity grants. GSU grants are not guaranteed, are discretionary, are subject to approval by the Alphabet Inc. board of directors or its delegate, the terms of the relevant Alphabet Inc. stock plan, and your grant agreement. They have no impact on statutory payments. Current or past grants do not confer an acquired right.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

ASIC Design Verification Engineer, Google TPU
ASIC Design Verification Engineer, Google TPU

Google • Sunnyvale (CA)

On-site
USD 138,000 - 197,000
ASIC Design Verification Engineer, Machine Learning
ASIC Design Verification Engineer, Machine Learning

Google • Sunnyvale (CA)

On-site
USD 127,000 - 187,000
ASIC Design Verification Manager, Google Cloud
ASIC Design Verification Manager, Google Cloud

Google LLC • Sunnyvale (CA)

On-site
USD 192,000 - 278,000
ASIC Design Verification Manager, TPU Compute
ASIC Design Verification Manager, TPU Compute

Google LLC • Sunnyvale (CA)

On-site
USD 256,000 - 278,000
Equity
Bonus target 20%
Benefits
Senior ASIC Design Verification Engineer, Google Cloud
Senior ASIC Design Verification Engineer, Google Cloud

Google • Sunnyvale (CA)

On-site
USD 163,000 - 236,000
Equity compensation
Bonus target
ASIC Formal Verification Engineer, TPU Compute
ASIC Formal Verification Engineer, TPU Compute

Google LLC • Sunnyvale (CA)

On-site
USD 156,000 - 229,000
Bonuses
Equity
Comprehensive benefits package
Senior ASIC Physical Design Engineer
Senior ASIC Physical Design Engineer

Google LLC • Sunnyvale (CA)

On-site
USD 163,000 - 236,000
Equity
Bonus target
Benefits
Silicon Compute RTL Design Manager, Machine Learning
Silicon Compute RTL Design Manager, Machine Learning

Google LLC • Sunnyvale (CA)

On-site
USD 256,000 - 278,000
Equity
Bonus target (20%)
Benefits package
ASIC Technology Librarian
ASIC Technology Librarian

Google LLC • Sunnyvale (CA)

On-site
USD 138,000 - 197,000
Senior Silicon Validation Engineer
Senior Silicon Validation Engineer

Google Inc. • Sunnyvale (CA)

On-site
USD 163,000 - 236,000