ASIC Design Verification Manager, Google Cloud

Google LLC

Sunnyvale (CA)

On-site

USD 192,000 - 278,000

Full time

3 days ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Google Cloud in Sunnyvale, CA is seeking an experienced Share ASIC Design Verification Manager to lead the functional verification of TPU designs. You will shape verification strategy, guide a team across subchip, subsystem, and full-chip levels, and collaborate with front-end design, architecture, and performance groups to ensure correctness and performance.

You will develop test plans, write diagnostic code, and build monitors and checkers, driving coverage analysis and QA for high-impact

Qualifications

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field.
  • 10 years of experience with verification, SystemVerilog, and UVM.
  • 3 years of experience in people management.

Responsibilities

  • Lead functional verification for TPU components across subchip, subsystem, and full-chip levels.
  • Develop comprehensive test plans, diagnostic code, monitors and checkers for QA.
  • Partner with front-end design, architecture and performance teams to ensure architectural compliance and performance goals.

Skills

verification
SystemVerilog
UVM
people management

Education

Bachelor's degree in Electrical Engineering/Computer Science

Tools

UVM
SystemVerilog

Job description

Share ASIC Design Verification Manager, Google Cloud

corporate_fare Google place Sunnyvale, CA, USA

X In most instances, this position requires in-person interviews as part of the hiring process.

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
  • 10 years of experience with verification, SystemVerilog, and UVM.
  • 3 years of experience in people management.
Preferred qualifications:
  • Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.
  • Experience with universal verification methodology (UVM), SystemVerilog, or other scripting languages such as Python, Perl, Shell, Bash, etc.
  • Knowledge of general purpose operating systems such as Linux and Android.
  • Familiarity with ARM Instruction Set Architecture.
About the job

In this role, you’ll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You’ll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.

As an ASIC Design Verification Manager for Google's TPU designs, you will lead a team and own the functional verification for key components by guiding the development of advanced infrastructure at the subchip, subsystem, and full-chip levels. This includes developing comprehensive test plans, writing diagnostic codes, and building monitors and checkers to ensure quality assurance. Additionally, you will partner closely with front-end design, architecture, and performance teams. By analyzing coverage across multiple dimensions, you will help ensure architectural compliance, verify functional correctness, and guide your team to meet key performance goals.

The AI and Infrastructure team is redefining what’s possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.

We're the driving force behind Google's groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.

Individual pay is determined by factors including job-related skills, experience, and relevant education or training.

US: $192000 - $278000 (USD) + 20% bonus target + equity + benefits

Guide the functional verification team for portions of TPU designs, setting and communicating individual and team priorities that support organizational goals, providing regular feedback and coaching, and developing functional verification infrastructure across subchip, subsystem, and full chip level environments.

  • Define and guide advanced verification strategies, including the use of simulation, for bug hunt, formal verification for corner-case bugs and emulation for system validation.

Partner with front-end design, architecture, and performance teams to help ensure architectural compliance and achievement of performance goals.

  • Analyze coverage from various dimensions and develop monitors and checkers for quality assurance.

Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google's EEO Policy , Know your rights: workplace discrimination is illegal , Belonging at Google , and How we hire .

Equity is granted exclusively and discretionarily by Alphabet Inc. on the basis of an agreement concluded between you and Alphabet Inc. Alphabet Inc. is your sole contractual partner with respect to equity grants. GSU grants are not guaranteed, are discretionary, are subject to approval by the Alphabet Inc. board of directors or its delegate, the terms of the relevant Alphabet Inc. stock plan, and your grant agreement. They have no impact on statutory payments. Current or past grants do not confer an acquired right.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

ASIC Design Verification Manager, TPU Compute
ASIC Design Verification Manager, TPU Compute

Google • Sunnyvale (CA)

On-site
USD 192,000 - 278,000
Senior ASIC Design Verification Engineer, Google Cloud
Senior ASIC Design Verification Engineer, Google Cloud

Google • Sunnyvale (CA)

On-site
USD 163,000 - 236,000
Equity compensation
Bonus target
ASIC Design Verification Engineer, Machine Learning
ASIC Design Verification Engineer, Machine Learning

Google • Sunnyvale (CA)

On-site
USD 127,000 - 187,000
Silicon Design Manager, RTL Machine Learning, Accelerator Design
Silicon Design Manager, RTL Machine Learning, Accelerator Design

Google Inc. • Sunnyvale (CA)

On-site
USD 192,000 - 278,000
Equity grants
Silicon Design Manager, RTL Machine Learning, Accelerator Design
Silicon Design Manager, RTL Machine Learning, Accelerator Design

Google LLC • Sunnyvale (CA)

On-site
USD 192,000 - 278,000
Equity
Bonus target (20%)
Benefits package
ASIC Formal Verification Engineer, Google Cloud
ASIC Formal Verification Engineer, Google Cloud

Google Inc. • Sunnyvale (CA)

On-site
USD 138,000 - 197,000
Senior Design Verification CAD Engineer, Silicon, Google
Senior Design Verification CAD Engineer, Silicon, Google

Google LLC • Sunnyvale (CA)

On-site
USD 163,000 - 236,000
Equity
Bonus target
Benefits
Physical Design Lead, ASIC
Physical Design Lead, ASIC

Google LLC • Sunnyvale (CA)

On-site
USD 192,000 - 278,000
Equity
Bonus
Senior ASIC Cloud Design Verification Engineer
Senior ASIC Cloud Design Verification Engineer

Google • Sunnyvale (CA)

On-site
USD 163,000 - 236,000
TPU Design Verification Engineering Lead
TPU Design Verification Engineering Lead

Google LLC • Mountain View (CA)

On-site
USD 192,000 - 278,000