Enable job alerts via email!

ASIC Design Verification Engineer

Qualcomm

Santa Clara (CA)

On-site

USD 108,000 - 178,000

Full time

17 days ago

Boost your interview chances

Create a job specific, tailored resume for higher success rate.

Job summary

An established industry player is seeking a talented engineer to enhance the verification lifecycle of cutting-edge technology. This role involves comprehensive pre-silicon test planning and the development of advanced verification methodologies. You'll work with SystemVerilog and contribute to automation efforts to boost efficiency. Join a forward-thinking company that is committed to innovation and offers a competitive salary and benefits package. If you're passionate about technology and eager to make a significant impact, this opportunity is perfect for you.

Benefits

Competitive annual discretionary bonus
Annual RSU grants
Comprehensive benefits package

Qualifications

  • 2+ years of experience with ASIC design and verification tools.
  • Knowledge of digital design concepts and RTL languages is essential.

Responsibilities

  • Responsible for pre-silicon test planning and testbench development.
  • Involve in developing automation to improve verification efficiency.

Skills

ASIC design and verification
SystemVerilog
Verilog
VHDL
C/C++ programming
Scripting/automation (Perl/Python)
Object-oriented programming
Computer architecture fundamentals
AMBA Bus protocol
Assertion Based Formal Verification

Education

Bachelor's degree in Engineering or Science
Master’s degree in Computer Science or related field
PhD in Science or Engineering

Tools

ASIC design tools
Verification tools
SystemVerilog-UVM

Job description

Company:

Qualcomm Technologies, Inc.

Job Area:

Engineering Group, Engineering Group > ASICS Engineering

General Summary:

As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives communication and data processing transformation to help create a smarter, connected future for all.

The team is responsible for the complete verification lifecycle, from system-level concept to tape out and post-silicon support. The responsibility of the position involves comprehensive pre-silicon test planning for digital power IP's, its testbench development using the advanced verification methodology such as SystemVerilog-UVM, coverage development, assertion model development and formal verification (property checking). Learn and deploy power-aware UPF verification flow and methodology. Involve in developing automation to improve verification efficiency.

Qualifications

  1. Bachelor's degree in Engineering, Science, or a closely related field
  2. 2+ years of experience with ASIC design and verification tools, techniques, and methodology

Preferred Qualifications

  1. Master’s degree in Computer Science, Electrical Engineer, Computer Engineering, or a closely related field
  2. 3+ years of experience with ASIC design and verification tools, techniques, and methodology
  3. 3+ years of experience with digital design concepts and RTL languages such as SystemVerilog or Verilog, or VHDL.
  4. 3+ years of experience with computer architecture fundamentals, Object-oriented programming concepts and C or C++ programming skills.
  5. 3+ years of experience with developing block-level testbench environment using SystemVerilog
  6. 3+ years of experience with verification methodologies through coursework or past experiences such as UVM or OVM and exposure to Assertion based Formal Verification
  7. 3+ years of experience with scripting/automation skills using either Perl or python
  8. Experience with AMBA Bus protocol (AXI/AHB/APB etc) is desirable (not mandatory)
  9. Knowledge or experience with Assertion Based Formal Verification is desirable (not mandatory)

Minimum Qualifications:

• Bachelor's degree in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience.

OR

Master's degree in Science, Engineering, or related field and 1+ year of ASIC design, verification, validation, integration, or related work experience.

OR

PhD in Science, Engineering, or related field.

Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability-accomodations@qualcomm.com or call Qualcomm's toll-free number found here (https://qualcomm.service-now.com/hrpublic?id=hr_public_article_view&sysparm_article=KB0039028) . Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process.

Pay range and Other Compensation & Benefits:

$108,000.00 - $177,500.00

The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales-incentive plans are not eligible for our annual bonus). In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play. Your recruiter will be happy to discuss all that Qualcomm has to offer – and you can review more details about our US benefits at this link.

If you would like more information about this role, please contact Qualcomm Careers (http://www.qualcomm.com/contact/corporate) .

Get your free, confidential resume review.
or drag and drop a PDF, DOC, DOCX, ODT, or PAGES file up to 5MB.

Similar jobs

ASIC Design Verification Engineer, University Graduate, PhD, Machine Learning

Google Inc.

Sunnyvale

On-site

USD 132,000 - 189,000

9 days ago

ASIC Design Verification Engineer

Broadcom Inc.

San Jose

On-site

USD 141,000 - 225,000

7 days ago
Be an early applicant

ASIC Design Verification Engineer, TPU Compute

Google

Sunnyvale

On-site

USD 132,000 - 189,000

13 days ago

ASIC Design Verification Engineer

Broadcom

San Jose

On-site

USD 141,000 - 225,000

8 days ago

Senior ASIC Design Verification Engineer

Cisco Systems, Inc.

California

On-site

USD 90,000 - 150,000

4 days ago
Be an early applicant

ASIC Design Verification Engineer (all levels)

SQL Pager LLC

San Francisco

Hybrid

USD 120,000 - 180,000

30+ days ago

Senior Design Verification Engineer (remote)

Chelsea Search Group, Inc.

Longmont

Remote

USD 90,000 - 130,000

6 days ago
Be an early applicant

Senior Design Verification Engineer (remote)

Chelsea Search Group, Inc.

Phoenix

Remote

USD 90,000 - 130,000

6 days ago
Be an early applicant

ASIC Design Verification Engineer, Annapurna Labs

Amazon

Cupertino

On-site

USD 70,000 - 110,000

30+ days ago