ASIC Design Engineer - Pixel IP ANE

Apple Inc.

Sunnyvale (CA)

Hybrid

USD 150,000 - 278,000

Full time

3 days ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Stock programs
RSU awards
Stock Purchase Plan
Medical and dental coverage
Retirement benefits
Product discounts
Education expense reimbursement
Discretionary bonuses

Job summary

Apple Inc. in Sunnyvale seeks an experienced ANE design/integration engineer to advance RTL designs for high-speed subsystems within the Pixel IP ANE team.

You will collaborate with architecture, verification, power, and physical design groups to ensure robust performance and testability across Apple Neural Engine projects. The role requires deep knowledge of computer architecture, bus topologies (AMBA), and strong experience in synthesis, timing, and DFT/BIST interfaces.

Qualifications

  • BS + 3 years of experience
  • Extensive knowledge of AMBA bus topology
  • Experience with large, high-speed compute systems
  • Good knowledge base on Clock Domain Crossing designs
  • Experience with Synthesis
  • Experience with Static Timing Analysis
  • Experience working with Power Intent

Responsibilities

  • Do RTL design on high-speed, high-performance subsystem.
  • Collaborate with design verification and formal verification teams to fully verify design and performance.
  • Work with physical design and static timing teams to produce high-quality netlists through synthesis.
  • Analyze clock domain crossing designs for correctness.
  • Collaborate with DFT and BIST teams to ensure the design can be fully tested.

Skills

RTL design
Clock domain crossing
AMBA bus protocols
Synthesis
Static timing analysis
DFT/BIST
Power integrity

Education

BS degree in Electrical Engineering or equivalent

Tools

Synthesis tools
Formal verification tools
Power analysis tools

Job description

Are you interested in working on complex, high performance machine learning system? As part of our Hardware Technologies group, you’ll help to design our next-generation Apple Neural Engine. You will work on designs that will contribute to the future generation of products on AI/ML aspect, that will be used by millions! As AI and ML are making a huge difference in our life, joining our team and contribute to this trailblazing field with high growth.In this is a highly visible role, you’ll be able to collaborate with many cross-functional teams, making impactful differences to Apple products.

Description

As part of the Pixel IP ANE design and integration engineer in pixel IP team, you will work closely with different cross functional team, including architecture, verification, power, physical design and more. Extensive knowledge of computer architecture is required, including bus topologies and protocols, such as AMBA.This role includes the following tasks:- Doing RTL design on high speed, high performance subsystem.- Working with design verification and formal verification teams to fully verify design and performance- Working with physical design and static timing team to produce high quality netlist through synthesis.- Analyze clock domain crossing design for correctness- Working with DFT, and BIST team to ensure design can be fully tested.

Minimum Qualifications
  • BS + 3 years of experience
Preferred Qualifications
  • Extensive knowledge of bus topology, such as AMBA is required.
  • Experience working on large, high speed, compute system
  • Good knowledge base on Clock Domain Crossing designs
  • Experience with Synthesis
  • Experience with Static Timing Analysis
  • Experience working with Power Intent

At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $150,400 and $277,600, and your base pay will depend on your skills, qualifications, experience, and location.

Benefits
  • Apple employees also have the opportunity to become an Apple shareholder through participation in Apple’s discretionary employee stock programs.
  • Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple’s Employee Stock Purchase Plan.
  • Comprehensive medical and dental coverage.
  • Retirement benefits.
  • A range of discounted products and free services.
  • Reimbursement for certain educational expenses — including tuition.
  • Discretionary bonuses or commission payments.
  • Relocation assistance.

Learn more about Apple Benefits

Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant

At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.
Learn about accessibility in Apple’s workplace
Learn about reasonable accommodations for job applicants

Apple accepts applications to this posting on an ongoing basis.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

ASIC Design Engineer — Pixel IP
ASIC Design Engineer — Pixel IP

Apple Inc. • Sunnyvale (CA)

On-site
USD 129,000 - 195,000
Apple Benefits
Relocation assistance
Employee Stock Purchase Plan
+2
ASIC Design Engineer - Pixel IP ANE
ASIC Design Engineer - Pixel IP ANE

Apple • Sunnyvale (CA)

On-site
USD 180,000 - 240,000
ASIC Design Engineer — Neural Engine DMA
ASIC Design Engineer — Neural Engine DMA

Apple Inc. • Sunnyvale (CA)

On-site
USD 129,000 - 195,000
ASIC Design Engineer — IP Integration & Implementation
ASIC Design Engineer — IP Integration & Implementation

Apple Inc. • Sunnyvale (CA)

Hybrid
USD 185,000 - 325,000
ASIC Design Engineer - Pixel IP DMA
ASIC Design Engineer - Pixel IP DMA

Apple Inc. • Cupertino (CA)

On-site
USD 126,000 - 191,000
Comprehensive medical and dental coverage
Retirement benefits
Discounted products and services
+2
Pixel IP DMA Design Engineer – High-Performance SoCs
Pixel IP DMA Design Engineer – High-Performance SoCs

Apple Inc. • Sunnyvale (CA)

On-site
USD 150,400 - 277,600
Medical and dental coverage
Retirement benefits
Employee stock programs
+1
ASIC Design Engineer - Pixel IP DMA
ASIC Design Engineer - Pixel IP DMA

Apple Inc. • Sunnyvale (CA)

On-site
USD 150,400 - 277,600
Medical and dental coverage
Retirement benefits
Employee stock programs
+1
ASIC Design Engineer, Pixel IP for AI/ML Acceleration
ASIC Design Engineer, Pixel IP for AI/ML Acceleration

Apple Inc. • Sunnyvale (CA)

Hybrid
USD 150,000 - 278,000
Stock programs
RSU awards
Stock Purchase Plan
+5
ASIC Design Engineer
ASIC Design Engineer

Apple Inc. • Cupertino (CA), Northern (KY)

Hybrid
USD 185,000 - 325,000
Stock options
Employee stock purchase plan
Medical and dental coverage
+2
Pre-Silicon Engineer
Pre-Silicon Engineer

Apple Inc. • Cupertino (CA)

On-site
USD 150,000 - 278,000
Medical and dental coverage
Retirement benefits
Employee stock programs