ASIC Design Engineer — Pixel IP

Apple Inc.

Sunnyvale (CA)

On-site

USD 129,000 - 195,000

Full time

8 days ago

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Apple Benefits
Relocation assistance
Employee Stock Purchase Plan
Tuition reimbursement
Discounted products

Job summary

Apple Inc. is seeking an ASIC Design Engineer for the Pixel IP design team in Sunnyvale to create high-performance, power-efficient SoCs. You will develop RTL and engage with architecture, design and verification to deliver cutting-edge pixel processing for images and video.

The role emphasizes front-end design, synthesis, timing and area optimizations, cross-functional collaboration, and thorough verification. Competitive compensation and comprehensive benefits.

Qualifications

  • Extensive experience in ASIC front-end RTL design using Verilog and SystemVerilog.
  • Familiarity with AMBA protocols (AXI/AHB/APB).
  • Experience in low-power design techniques and cross-functional collaboration.

Responsibilities

  • Design digital hardware by writing RTL or using high-level synthesis with embedded assertions.
  • Write detailed micro-architectural specifications.
  • Collaborate with architecture, design and verification teams to maximize performance and minimize power/area.
  • Synthesize design and optimize for power, timing and area.
  • Work with design verification and formal verification teams to debug and verify functionality.
  • Manage deliverables and coordinate with cross-functional teams.

Skills

Verilog
SystemVerilog
AMBA Protocols
Front-end ASIC design
Python/Perl/TCL scripting
Power optimization

Education

Bachelors Degree in EE/CE

Tools

Verilog
SystemVerilog

Job description

Do you love creating elegant solutions to highly complex challenges? As part of our Hardware Technologies group, you’ll help design our next-generation, high-performance, power-efficient system-on-chips (SoCs). You will ensure Apple products and services can seamlessly and efficiently handle the tasks that make them beloved by millions! Joining this group means you’ll be responsible for crafting and building the technology that fuels Apple’s devices. Together, we will enable our customers to do all the things they love with their devices!In this highly visible role, you will be at the center of the Pixel IP design effort to capture and display beautiful images and video. You will collaborate with all disciplines, making a critical impact getting functional products to millions of customers quickly.

Description

As an ASIC Design Engineer in the Pixel IP design team, you will work closely with architecture, design, and verification teams to design high performance and low power pixel processing engines. Apply your knowledge of computer architecture and digital design to create digital signal processing pipelines for capturing, improving, compressing, decompressing, and displaying digital still images and video.

In this front-end design role, your tasks will include:

  • Design digital hardware by writing high-quality RTL or using a high-level synthesis methodology, with embedded assertions and cover points.
  • Writing detailed micro-architectural specifications.
  • Collaborating with cross-functional teams to explore solutions that maximize performance while minimizing power and area.
  • Synthesizing your design and optimize for power, timing, and area.
  • Working closely with design verification and formal verification teams to debug and verify functionality and performance.
  • Working independently and manage deliverables to align with the project goals and support cross-functional engineering efforts.
Minimum Qualifications
  • Bachelors Degree in EE/CE and 10+ years of relevant industry experience.
Preferred Qualifications
  • Extensive experience in SoC front-end ASIC RTL digital logic design using Verilog and System Verilog.
  • Practiced in low-power design techniques such as clock- and power-gating.
  • Extensive experience working cross-functionally with architecture, design, and verification teams to specify, design, and debug designs.
  • Strong collaboration skills with excellent written and verbal communication skills.
  • Familiarity with common on-chip bus protocols such as AMBA (AXI, AHB, APB).
  • Experience in front-end implementation tasks such as synthesis, timing, area/power analysis, linting, CDC/RDC, and logic equivalence checks.
  • Industry exposure to and knowledge of ASIC design methodology including familiarity with relevant scripting languages (Python, Perl, TCL).

At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $129,300 and $194,700, and your base pay will depend on your skills, qualifications, experience, and location.

Apple employees also have the opportunity to become an Apple shareholder through participation in Apple’s discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple’s Employee Stock Purchase Plan.

You’ll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses — including tuition.

Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits

Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant

At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.

Learn about accessibility in Apple’s workplace

Learn about reasonable accommodations for job applicants

Apple accepts applications to this posting on an ongoing basis.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

ASIC Design Engineer — IP Integration & Implementation
ASIC Design Engineer — IP Integration & Implementation

Apple Inc. • Sunnyvale (CA)

Hybrid
USD 185,000 - 325,000
ASIC Design Engineer - Pixel IP DMA
ASIC Design Engineer - Pixel IP DMA

Apple Inc. • Cupertino (CA)

On-site
USD 126,000 - 191,000
Comprehensive medical and dental coverage
Retirement benefits
Discounted products and services
+2
ASIC Design Engineer
ASIC Design Engineer

Apple Inc. • Cupertino (CA), Northern (KY)

Hybrid
USD 185,000 - 325,000
Stock options
Employee stock purchase plan
Medical and dental coverage
+2
ASIC Design Engineer - Pixel IP DMA
ASIC Design Engineer - Pixel IP DMA

Apple Inc. • Sunnyvale (CA)

On-site
USD 150,400 - 277,600
Medical and dental coverage
Retirement benefits
Employee stock programs
+1
ASIC Design Engineer - Pixel IP ANE
ASIC Design Engineer - Pixel IP ANE

Apple Inc. • Sunnyvale (CA)

Hybrid
USD 150,000 - 278,000
Stock programs
RSU awards
Stock Purchase Plan
+5
Pixel IP DMA Design Engineer – High-Performance SoCs
Pixel IP DMA Design Engineer – High-Performance SoCs

Apple Inc. • Sunnyvale (CA)

On-site
USD 150,400 - 277,600
Medical and dental coverage
Retirement benefits
Employee stock programs
+1
ASIC Design Engineer
ASIC Design Engineer

Apple Inc. • Beaverton (OR)

On-site
USD 150,000 - 210,000
ASIC Design Engineer — IP Integration & Implementation
ASIC Design Engineer — IP Integration & Implementation

Socket.dev • Sunnyvale (CA)

On-site
USD 180,000 - 320,000
ASIC Design and Integration Engineer
ASIC Design and Integration Engineer

Apple Inc. • Cupertino (CA)

On-site
USD 180,000 - 260,000
ASIC Design Manager
ASIC Design Manager

Apple Inc. • Cupertino (CA), Northern (KY)

On-site
USD 206,000 - 356,000
Stock plans
Retirement benefits
Education reimbursement
+1