AR IC Verification Engineer — Equity Eligible

Snap

Washington

Hybrid

USD 173,000 - 259,000

Full time

5 days ago
Be an early applicant
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Benefits offered by this job

Paid parental leave
Medical coverage
Mental health support

Job summary

Snap Inc. is seeking a Custom IC Layout Engineer to join the SPECS/MicroDisplay Electronics team. You will perform transistor-level layout, work with analog/mixed-signal blocks, and develop automation to streamline flows across AR display ICs.

The role requires expertise in custom layout, Cadence Virtuoso, and DFM-aware practices, with a track record of successful tape-outs and parasitic extraction. Strong collaboration and documentation skills are essential.

Qualifications

  • BSEE or relevant years of experience.
  • 5+ years in directly applicable work performing custom layout.

Responsibilities

  • Design and lay out analog and mixed-signal circuits with attention to design rules and performance.
  • Collaborate with digital/analog designers and other layout engineers.
  • Develop scripts to automate design flow for repeatability and efficiency.
  • Plan and support tape-out activities including DRC, LVS, and ERC.
  • Contribute to parasitic extraction and design iteration loops to meet area/performance/power targets.
  • Prepare design documentation for internal reviews.
  • Assist with floor planning and place & route of full-chip designs.

Skills

Custom layout
Cadence Virtuoso
Calibre (Mentor/Siemens)
Scripting (Python)
Scripting (TCL)
Scripting (Perl)
Shell scripting
Tape-out verification
Signal integrity
Foundry DFM
SRAM layouts

Education

BSEE

Tools

Cadence Virtuoso
Mentor Calibre

Job description

Snap Inc. is seeking a Custom IC Layout Engineer to join the SPECS/MicroDisplay Electronics team. You will perform transistor-level layout, work with analog/mixed-signal blocks, and develop automation to streamline flows across AR display ICs.

The role requires expertise in custom layout, Cadence Virtuoso, and DFM-aware practices, with a track record of successful tape-outs and parasitic extraction. Strong collaboration and documentation skills are essential.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Remote Digital IC Design & Verification Engineer
Senior Remote Digital IC Design & Verification Engineer

SNAP, Inc. • Washington

Hybrid
USD 164,000 - 259,000
Equity in RSUs
Senior Digital IC Layout & Verification Engineer
Senior Digital IC Layout & Verification Engineer

Snapchat, Inc. • Washington

On-site
USD 164,000 - 259,000
RSU equity
Paid parental leave
Comprehensive medical coverage
Remote IC Verification Engineer for AR Display ASIC
Remote IC Verification Engineer for AR Display ASIC

SNAP, Inc. • Washington

Hybrid
USD 147,000 - 259,000
Senior IC Verification Engineer – AR Display (UVM/SystemVerilog)
Senior IC Verification Engineer – AR Display (UVM/SystemVerilog)

Snap • Washington

Hybrid
USD 147,000 - 259,000
RSUs equity
Senior AR Display ASIC Verification Engineer
Senior AR Display ASIC Verification Engineer

SNAP, Inc. • United States

On-site
USD 147,000 - 259,000
RSUs
Digital IC Design Verification Engineer
Digital IC Design Verification Engineer

Snap • Washington

Hybrid
USD 173,000 - 259,000
Paid parental leave
Medical coverage
Mental health support
IC Layout Design Engineer V - Remote
IC Layout Design Engineer V - Remote

IC Enable • Richardson (TX)

On-site
USD 110,000 - 160,000
Medical Insurance
Dental Insurance
Vision Insurance
+1
Layout Engineer
Layout Engineer

Infobahn Softworld Inc • Colorado Springs (CO)

On-site
USD 90,000 - 120,000
Senior AR Display IC Design Lead
Senior AR Display IC Design Lead

Snapchat, Inc. • Vancouver (WA)

On-site
USD 195,000 - 343,000
Equity RSUs
Senior IC Layout Design Engineer
Senior IC Layout Design Engineer

Cirrus Logic • Austin (TX)

On-site
USD 120,000 - 180,000