Senior AR Display ASIC Verification Engineer

SNAP, Inc.

United States

On-site

USD 147,000 - 259,000

Full time

38 hours ago
Be an early applicant
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

RSUs

Job summary

Snap Inc. is seeking an Integrated Circuit Design Verification Engineer to join the Spectacles Team in the United States.

You will collaborate with multi-disciplinary teams to design display ICs for AR, develop UVM-based testbenches, and implement robust verification strategies using Siemens Questa. The role emphasizes RTL coding best practices, scripting for automation, and strong English communication to coordinate across hardware and software teams.

Qualifications

  • Strong knowledge of UVM and SystemVerilog for advanced verification methodologies.
  • Strong knowledge of digital functional simulation, and tools such as Siemens Questa.
  • Strong knowledge of good Verilog RTL coding practices; Scripting and automation (TCL, Make, Perl, Python, Shell) in Linux environment.
  • Excellent written and verbal English communication.

Responsibilities

  • Work as part of a multi-disciplinary team designing display Integrated Circuits for AR
  • Work closely with digital design, analog logic, software and verification engineers
  • Develop and implement UVM-based and assertion-based testbenches
  • Create and execute verification test plans, including functional coverage and code coverage
  • Utilize Siemens Questa tool set for verification and debug tasks
  • Specify and configure tools and create automation

Skills

UVM
SystemVerilog
Verilog RTL
Scripting languages
English communication

Education

BSEE or MSEE
10+ years ASIC verification experience

Tools

Siemens Questa
Siemens UVM Framework

Job description

Snap Inc. is seeking an Integrated Circuit Design Verification Engineer to join the Spectacles Team in the United States.

You will collaborate with multi-disciplinary teams to design display ICs for AR, develop UVM-based testbenches, and implement robust verification strategies using Siemens Questa. The role emphasizes RTL coding best practices, scripting for automation, and strong English communication to coordinate across hardware and software teams.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Remote IC Verification Engineer for AR Display ASIC
Remote IC Verification Engineer for AR Display ASIC

SNAP, Inc. • Washington

Hybrid
USD 147,000 - 259,000
Senior IC Verification Engineer – AR Display (UVM/SystemVerilog)
Senior IC Verification Engineer – AR Display (UVM/SystemVerilog)

Snap • Washington

Hybrid
USD 147,000 - 259,000
RSUs equity
Digital Integrated Circuit Design Verification Engineer
Digital Integrated Circuit Design Verification Engineer

Snap Inc. • United States

On-site
USD 147,000 - 259,000
Paid parental leave
Comprehensive medical coverage
Mental health support programs
+1
Integrated Circuit Design Verification Engineer
Integrated Circuit Design Verification Engineer

SNAP, Inc. • United States

On-site
USD 147,000 - 259,000
RSUs
Senior Embedded Firmware Engineer, Display & AR
Senior Embedded Firmware Engineer, Display & AR

Snap • Vancouver (WA)

On-site
USD 133,000 - 235,000
Paid parental leave
RSU equity
Integrated Circuit Design Verification Engineer
Integrated Circuit Design Verification Engineer

SNAP, Inc. • Washington

Hybrid
USD 147,000 - 259,000
Senior Embedded Firmware Test Engineer – Validation & Debug
Senior Embedded Firmware Test Engineer – Validation & Debug

Snap Inc. • United States

On-site
USD 133,000 - 235,000
Equity RSUs
Paid parental leave
Medical coverage
Senior AR Display IC Design Lead
Senior AR Display IC Design Lead

Snapchat, Inc. • Vancouver (WA)

On-site
USD 195,000 - 343,000
Equity RSUs
Integrated Circuit Design Verification Engineer
Integrated Circuit Design Verification Engineer

Snap • Washington

Hybrid
USD 147,000 - 259,000
RSUs equity
Senior ASIC Verification Engineer - UVM/SystemVerilog
Senior ASIC Verification Engineer - UVM/SystemVerilog

Snap Inc. • United States

On-site
USD 147,000 - 259,000
Paid parental leave
Comprehensive medical coverage
Mental health support programs
+1