Analog Design Engineer - High‑Speed AI ICs

Teradyne; Agoura Hills (CA); On-site; USD 128,000 - 204,000; Full time

Benefits offered by this job

medical

dental

vision

Flexible Spending Accounts

retirement savings plans

life and disability insurance

paid vacation & holidays

tuition assistance programs

Job summary

Teradyne's Semiconductor Test Division in Agoura Hills, CA is seeking an Analog Design Engineer to develop high-speed analog and mixed-signal ASICs for Automatic Test Equipment (ATE).

Candidates will design from spec to transistor-level, validate with Cadence tools, and collaborate across AI-enabled design teams to accelerate semiconductor innovation.

Strong background in CMOS, FinFET, and high-frequency IC design, plus scripting in Python or SKILL, is highly valued.

Qualifications

• MSEE or higher preferred with 2+ years of mixed-signal IC design and characterization.
• ],
• job_responsibilities_description':['Design and optimize high-speed analog and mixed-signal circuits from specification through transistor-level implementation.','Validate and integrate designs using Cadence EDA tools across PVT corners, supporting layout and ASIC integration.','Participate in silicon characterization, debug, validation, and production test activities.','Develop automation, scripting, and AI-assisted workflows to improve design productivity, verification, and data analysis.','Collaborate across design, validation, test, and EDA teams to advance AI-enabled IC design methodologies.'],
• CoT_job_summary_short
• job_summary_short
• contract_type
• location_type
• remote_scope
• perks
• stated_min
• stated_max
• stated_absolute
• salary_estimation_cot
• estimated_low
• estimated_medium
• estimated_high
• currency
• frequency
• bonus
• tax
• application_email
• job_end_date
• contact_person
• hiring_department_name

Education

MSEE or higher

Tools

Cadence EDA

Python scripting

Ocean scripting

SKILL scripting

Job description

Teradyne's Semiconductor Test Division in Agoura Hills, CA is seeking an Analog Design Engineer to develop high-speed analog and mixed-signal ASICs for Automatic Test Equipment (ATE).

Candidates will design from spec to transistor-level, validate with Cadence tools, and collaborate across AI-enabled design teams to accelerate semiconductor innovation.

Strong background in CMOS, FinFET, and high-frequency IC design, plus scripting in Python or SKILL, is highly valued.