AI/ML Physical Design Engineer for Sub-2nm PPA

Samsung Semiconductor

San Jose (CA)

On-site

USD 138,000 - 206,000

Full time

12 days ago
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Benefits offered by this job

4+ weeks paid time off
Medical/Dental/Vision benefits
Flexible work policy
Onsite gym and cafè

Job summary

Samsung Semiconductor in San Jose is seeking a Senior Physical Design AI/ML Engineer for the Logic Pathfinding Lab. You will apply AI/ML to improve design simulation accuracy and throughput, and contribute to DTCO knob optimization for sub-2nm nodes.

This role requires deep experience in cell architecture, PDK generation, and logic integration. You will collaborate across teams including TD Korea, writing design rules, and guiding multiple organizations.

Qualifications

  • PhD with industry experience preferred.
  • Experience in RTL synthesis, place and route, and timing analysis.
  • Strong Python and C++ skills; ML packages like PyTorch and TensorFlow.

Responsibilities

  • Design, build, and implement ML models to optimize chip layouts for PPA efficiency.
  • Automate Floorplanning, Placement and Routing, Clock Tree Synthesis with exploratory PDKs.
  • Automate Design Rule Checks and LVS using exploratory PDKs.
  • Collaborate to automate exploratory PDK generation and QA systems.
  • Apply ML to extract correlations across device and circuit domains.
  • Develop benchmarking and share assessments with R&D teams.
  • Take on additional responsibilities as assigned.

Skills

RTL synthesis
Place & Route
Timing analysis
Python
C++
PyTorch
TensorFlow
Bayesian optimization
Active learning
Graph neural networks

Education

PhD

Tools

PyTorch
TensorFlow
EDA tools

Job description

Samsung Semiconductor in San Jose is seeking a Senior Physical Design AI/ML Engineer for the Logic Pathfinding Lab. You will apply AI/ML to improve design simulation accuracy and throughput, and contribute to DTCO knob optimization for sub-2nm nodes.

This role requires deep experience in cell architecture, PDK generation, and logic integration. You will collaborate across teams including TD Korea, writing design rules, and guiding multiple organizations.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior AI/ML Physical Design Engineer
Senior AI/ML Physical Design Engineer

Conductor • San Jose (CA)

On-site
USD 138,000 - 206,000
4+ weeks paid time off
Healthcare benefits
Onsite café & gym
+1
Senior Physical Design AI/ML Engineer | PPA Optimization
Senior Physical Design AI/ML Engineer | PPA Optimization

Engg • San Jose (CA)

On-site
USD 190,000 - 240,000
4+ weeks PTO
Holidays & sick leave
Fertility/adoption stipend
+1
Senior AI/ML Engineer for Chip Layout Optimization
Senior AI/ML Engineer for Chip Layout Optimization

Samsungsemiconductor • San Jose (CA)

On-site
USD 138,000 - 206,000
4+ weeks PTO
Diversity & Benefits
Flexible work policy
Senior Engineer, Physical Design AI/ML
Senior Engineer, Physical Design AI/ML

Conductor • San Jose (CA)

On-site
USD 138,000 - 206,000
4+ weeks paid time off
Healthcare benefits
Onsite café & gym
+1
Senior Engineer, Physical Design AI/ML
Senior Engineer, Physical Design AI/ML

Engg • San Jose (CA)

On-site
USD 190,000 - 240,000
4+ weeks PTO
Holidays & sick leave
Fertility/adoption stipend
+1
Senior Engineer, Physical Design AI/ML
Senior Engineer, Physical Design AI/ML

Samsung Semiconductor • San Jose (CA)

On-site
USD 138,000 - 206,000
4+ weeks paid time off
Medical/Dental/Vision benefits
Flexible work policy
+1
Senior Engineer, Physical Design AI/ML
Senior Engineer, Physical Design AI/ML

Samsungsemiconductor • San Jose (CA)

On-site
USD 138,000 - 206,000
4+ weeks PTO
Diversity & Benefits
Flexible work policy
Lead Memory-Centric SoC Physical Design Engineer
Lead Memory-Centric SoC Physical Design Engineer

Samsung Semiconductor • San Jose (CA)

On-site
USD 138,000 - 206,000
Onsite Café and gym
Flexible work environment
Comprehensive benefits
Senior Physical Design Engineer Memory-Centric SoC
Senior Physical Design Engineer Memory-Centric SoC

Conductor • San Jose (CA)

On-site
USD 138,000 - 206,000
4+ weeks PTO
Competitive benefits
Fertility/adoption support
+1
Senior Staff CAD Engineer - Physical Design for GPU/SoC
Senior Staff CAD Engineer - Physical Design for GPU/SoC

Samsung Semiconductor • San Jose (CA)

On-site
USD 180,000 - 298,000
Medical insurance
Dental insurance
Vision insurance
+2