AI Hardware Performance Engineer – SoC & Simulator

River AI Inc.

Palo Alto, Austin (CA, TX)

On-site

USD 200,000 - 420,000

Full time

14 days+
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Benefits offered by this job

Health benefits
Unlimited PTO
Relocation assistance

Job summary

River AI is seeking a hardware performance engineer to architect and model high-performance silicon, developing simulators to predict AI accelerator and SoC behavior for real-world models. You will own performance models, ISA/kernel optimization, and FPGA emulators for software development.

You will collaborate with compiler, IR, and RTL teams across the stack, validating models against RTL and emulators, and identifying bottlenecks from ILP to bandwidth limits within a fast-moving AI hardware

Qualifications

  • Bachelor’s degree in Electrical Engineering or Computer Engineering or Computer Science.
  • 5+ years of industry experience with advanced process nodes (7nm or below).
  • Proficiency in C/C++ or SystemC.
  • Experience with compilers (LLVM/GCC/XLA) and high-performance kernels (CUDA/Triton).
  • Expert knowledge in Computer Architecture of at least one chip style (SoCs/CPUs/GPUs/AI accelerators).
  • Experience profiling hardware with performance counters, hardware profilers, and trace analysis tools.

Responsibilities

  • Design and implement high-performance hardware models using C++ and/or SystemC.
  • Perform micro-architectural exploration to assess changes and impacts on IPC and execution time.
  • Profile AI kernels and software stacks to generate representative traces for stress tests.
  • Co-design with compiler and kernel teams to optimize software mapping to hardware.
  • Validate performance models against RTL and pre-silicon emulators for accuracy.
  • Identify and quantify system bottlenecks from ILP to bandwidth utilization.

Skills

C/C++
SystemC
LLVM/GCC/XLA
Computer Architecture
Performance profiling
Collaboration
RTL/Emulator

Education

Bachelor’s degree in Electrical/Computer Engineering or Computer Science

Tools

QEMU models
LLVM
GCC
CUDA/Triton

Job description

River AI is seeking a hardware performance engineer to architect and model high-performance silicon, developing simulators to predict AI accelerator and SoC behavior for real-world models. You will own performance models, ISA/kernel optimization, and FPGA emulators for software development.

You will collaborate with compiler, IR, and RTL teams across the stack, validating models against RTL and emulators, and identifying bottlenecks from ILP to bandwidth limits within a fast-moving AI hardware

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Performance Engineer, Hardware
Performance Engineer, Hardware

River AI • Palo Alto (CA)

On-site
USD 200,000 - 420,000
Health, dental, vision benefits
Unlimited PTO
Relocation support
Performance Engineer, Hardware
Performance Engineer, Hardware

River AI Inc. • Palo Alto (CA), Austin (TX)

On-site
USD 200,000 - 420,000
Health benefits
Unlimited PTO
Relocation assistance
Performance Kernel Engineer for Custom AI Silicon
Performance Kernel Engineer for Custom AI Silicon

River AI • Palo Alto (CA)

On-site
USD 200,000 - 420,000
Health, dental, and vision benefits
Unlimited PTO
Relocation support
AI Hardware Simulation Engineer
AI Hardware Simulation Engineer

sygaldry-technologies • San Francisco (CA)

On-site
USD 140,000 - 210,000
Visa Sponsorship
Compensation and equity
Health coverage
+2
Senior RTL Architect for AI Accelerator Hardware
Senior RTL Architect for AI Accelerator Hardware

River AI Inc. • Palo Alto (CA), Austin (TX)

On-site
USD 200,000 - 420,000
Health benefits
Dental benefits
Vision benefits
+2
Performance Modeling Architect
Performance Modeling Architect

Oho Group • San Francisco (CA)

On-site
USD 180,000 - 300,000
Performance Architect
Performance Architect

Acceler8 Talent • San Francisco (CA)

On-site
USD 120,000 - 160,000
Opportunity to shape next-generation AI inference infrastructure
High-impact technical ownership
Work in a fast-moving engineering environment
ASIC Architect: Performance Modeling & Microarchitecture
ASIC Architect: Performance Modeling & Microarchitecture

Meta • Sunnyvale (CA)

On-site
USD 114,000 - 172,000
Bonus
Equity
Benefits
RTL Design Engineer, Hardware
RTL Design Engineer, Hardware

River AI Inc. • Palo Alto (CA), Austin (TX)

On-site
USD 200,000 - 420,000
Health benefits
Dental benefits
Vision benefits
+2
AI-Driven Systems Performance Architect
AI-Driven Systems Performance Architect

Apple Inc. • Cupertino (CA)

On-site
USD 150,000 - 278,000
Stock programs
RSUs
Employee Stock Purchase Plan
+3