AI-Driven RFIC Layout & PCell Optimization Engineer

Keysight Technologies SAles Spain SL.

Calabasas (CA)

On-site

USD 129,000 - 216,000

Full time

2 days ago

Be an early applicant

Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Medical benefits

Dental benefits

Vision benefits

401(k) Plan

Flexible PTO

Tuition Reimbursement

Job summary

Keysight Technologies Inc. seeks an experienced R&D Engineer to advance layout automation for RFIC, analog, and microwave design.

You will build PCells and Python-driven cells, integrate with circuits and EM tools, and apply machine learning to optimize design workflows. Ideal candidates hold an MS/ PhD in EE or related fields with strong RFIC and layout automation expertise, plus proficiency in Python/C++.

Qualifications

MS or PhD in Electrical Engineering, Computer Engineering or CS.
Strong hands-on RFIC, analog, microwave, or mixed-signal design experience.
Deep expertise in layout automation and PCell development.
Understanding of layout methodologies, design rules and EM-aware design.

Responsibilities

Develop advanced PCells, Python-based cells, and automated layout generation for RFIC, microwave, and analog components.
Design and implement layout automation including placement, routing, synthesis, and EM-aware design flows.
Integrate layout automation with circuit and EM simulation environments for automated optimization.
Develop AI-enabled optimization frameworks to accelerate design convergence and exploration.
Build scalable Python/C++ software to support AI-assisted semiconductor workflows.
Collaborate with RFIC designers and software engineers to deliver production-grade EDA capabilities.