Senior RF Packaging Tech Lead – Si/GaAs Integration

Qualcomm; Singapore; On-site; SGD 180,000 - 240,000; Full time

Job summary

Qualcomm Singapore is seeking a senior packaging lead to own end-to-end RF front-end packaging development for cellular and wireless data markets.

You will orchestrate wafer‑level interconnect, Cu pillar bumping, singulation, and flip‑chip assembly, collaborating with Design, Test, NPI Planning, Program Management, Product Marketing, Quality, Reliability, Operations, Customer Engineering, and external manufacturing partners.

Qualifications

• Master's/PhD preferred in Engineering or related field
• 10+ years’ experience in semiconductor packaging, RF modules/SiP
• Strong ownership of technology development, NPI, HVM, and customer support
• Hands-on wafer pre-assembly / wafer BE including Cu pillar or micro-bump bumping, wafer singulation (stealth/plasma dicing) and die sort
• Experience with tier-1 foundries and OSATs; strong cross-functional leadership

Responsibilities

• Operate as a senior technical lead in a global, cross‑functional matrix, driving technology readiness, execution, and product timelines
• Drive development and integration of Si and GaAs packaging processes from wafer‑level interconnect and RDL through Cu pillar bumping, singulation, and flip‑chip assembly
• Lead and qualify wafer singulation technologies (stealth/plasma dicing), owning die strength, edge quality, yield, and reliability tradeoffs
• Drive substrate and assembly solutions for RF SiP applications
• Own end‑to‑end technology integration into products, including risk assessment, mitigation, and release readiness
• Develop and maintain packaging design rules aligned with manufacturing and reliability constraints
• Leverage FAB BEOL process knowledge to manage upstream impacts on bumping, singulation, and pre‑assembly
• Serve as the technical interface to OSATs, leading technology transfer, qualification, and new OSAT bring‑up
• Drive SPC, FMEA, PCN, change control, audits, and benchmarking to ensure ramp and HVM stability
• Own yield, quality, throughput, and reliability improvements for ramp and sustained product integrity
• Plan and execute DOE to optimize bump, die sort, yield, and CPI performance
• Lead failure analysis, root cause resolution, and reliability learning during NPI and HVM
• Support customer NPQ, RMA analysis, and direct customer technical communication
• Contribute to value engineering and cost reduction initiatives
• Explore and evaluate future 2.5D packaging technologies, assessing feasibility and manufacturing readiness

Job description

Qualcomm Singapore is seeking a senior packaging lead to own end-to-end RF front-end packaging development for cellular and wireless data markets.

You will orchestrate wafer‑level interconnect, Cu pillar bumping, singulation, and flip‑chip assembly, collaborating with Design, Test, NPI Planning, Program Management, Product Marketing, Quality, Reliability, Operations, Customer Engineering, and external manufacturing partners.